The LHCb Outer Tracker Front End Electronics


Abstract

This note provides an overview of the front-end electronics used to readout the drift-times of the LHCb Outer Tracker straw tube chambers. The main functional components of the readout are the ASDBLR ASIC for amplification and signal digitization, the OTIS ASIC for the time measurement and for the L0 buffering, and the GOL ASIC to serialize the digital data for the optical data transmission. The L1 buffer board used to receive the data which is sent via the optical link is a common LHCb development and is not described here. This note supersedes an earlier document [1].
1 The LHCb Outer Tracker

The LHCb Outer Tracker (OT) [2] is a straw tube drift-chamber detector and consists of 3 stations, each with a surface of $6 \times 5\,\text{m}^2$. A station has four stereo-layers. Each stereo-layer consists of $2 \times 9$ chamber modules with a width of 34 cm and a length of 5 m. The modules are electrically subdivided in an upper and lower section.

Figure 1 shows a schematic xy-view of an OT chamber. To keep the material in the center of the detector acceptance small, mechanical supports as well as read-out and service electronics must be placed at the outer edges of the detector layers.

The detector modules comprise 256 single 2.5 m long straw tubes with a diameter of 5 mm. The tubes are glued to 2 supporting panels from which the gas-tight detector modules are built. The straws of the upper and lower panel section are not connected and form separate readout channels. In this way the high particle rate, expected for the module center, is distributed on upper and lower channels. The module width corresponds to 64 straws (34 cm). In total, the OT has about 55000 channels.

1.1 Straw tubes

The used drift-tubes have a diameter of 5 mm and an anode wire of $25\,\mu\text{m}$. As counting gas we envisage to use Ar/CO$_2$ (baseline) or Ar/CF$_4$/CO$_2$. Table 1 summarizes the working point and the maximum drift-time for the two counting gases.

<table>
<thead>
<tr>
<th></th>
<th>Ar/CO$_2$/CF$_4$</th>
<th>Ar/CO$_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Voltage</td>
<td>1570 V</td>
<td>1550 V</td>
</tr>
<tr>
<td>Max. Drift-time</td>
<td>37 ns</td>
<td>44 ns</td>
</tr>
<tr>
<td>Signal rise time</td>
<td>$&lt; 4$ ns</td>
<td></td>
</tr>
<tr>
<td>Charge deposition by MIP</td>
<td>220 fC</td>
<td></td>
</tr>
</tbody>
</table>

Table 1: Operating voltage and signal properties for two counting gas options (gas gain $\sim 35000$).

The straw (cathode) is a laminate of 3 different materials. Kapton XC-160 (25% of volume carbon doped Kapton) with a surface conductivity of $200\,\Omega/\square$ (equivalent to a resistivity of $60\,k\Omega/\text{m}$) is used as inner cathode material. To improve the signal transmission of the fast signal part, and to reduce cross-talk between neighboring straws a $12.5\,\mu\text{m}$ thick (skin depth at 40 MHz is $\sim 13\,\mu\text{m}$)
aluminium foil is used as outside layer. As it was necessary to introduce an additional layer of non-conductive Kapton in between to ensure gas tightness of the straws, the aluminum foil is pre-laminated to the non-conductive Kapton foil. Straws are wound using this pre-laminate together with the Kapton XC foil. The non-conductive foil isolates the aluminium shield from the inside cathode foil. The connection of both foils to the chamber reference ground is addressed below. The electrical properties for the drift-tubes have been extensively studied [3]. Important properties are summarized in Table 2. While the front-end electronics which is connected to the readout side of the straw tube matches the straw impedance, the inner end of the straw is left open, i.e. signals are not terminated at this side.
Straw electrical properties

<table>
<thead>
<tr>
<th>Characteristic Impedance</th>
<th>316 Ω</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capacitance</td>
<td>10 pF/m</td>
</tr>
<tr>
<td>Signal propagation</td>
<td>3.8 ns/m</td>
</tr>
<tr>
<td>Analog Cross talk</td>
<td>≤ 0.5%</td>
</tr>
</tbody>
</table>

Table 2: Electrical properties of the drift-tubes (Kapton XC + aluminium straws) [3]: The quoted value for the impedance is not considering the frequency dependence of the ohmic resistance of the 25 µm anode wire (skin-effect). The cross-talk number is given for the next neighbor.

1.2 Elements of the readout electronics

The drift-times of ionization clusters produced by through-going particles are measured for every drift-tube. Reference for the time measurement is the beam crossing (BX) signal. Hit times are digitized for every bunch crossing (25 ns) and stored in a digital pipeline to await the Level-0 (L0) decision. On a positive L0 decision, the digitized data is transmitted via optical links to the Level-1 (L1) buffer boards, which are the front-end of the common readout-system.

A schematics of the front-end electronics is shown in Fig. 2. The elements of the Outer Tracker specific readout-electronics are:

- **Feedthrough board**: This passive printed-circuit board (PCB) is part of the module. It provides the electrical connections to the straws. Moreover it defines the reference ground for electronics and straws.

- **High-voltage board**: The board distributes the high-voltage to the straw channels. It contains capacitors for the signal decoupling from the chamber HV. It is plugged directly to the feed-through board.

- **ASDBLR board**: The board carries two ASDBLR chips. The ASDBLR ASIC is an 8-channel amplifier-shaper-discriminator with ion-tail cancellation and baseline restoration designed for the ATLAS TRT [4].

- **OTIS board**: Two ASDBLR boards are plugged to a common board for the time measurement. The board carries the OTIS, an 32-channel TDC-chip which especially designed for LHCb Outer Tracker [11]. On a L0 accept the OTIS provides the digital event data on a 8-bit differential output.

- **GOL/Aux board**: 4 OTIS boards are connected to a GOL/Aux board. The GOL/Aux board [14] provides power, fast-control signals (BX clock,
resets, L0 trigger) and slow-control signals (I²C) to OTIS and ASD boards. Moreover it reads the OTIS data. The GOL serializer chip is used to multiplex the 32-bit OTIS information (4 × 8-bit) for a 1.6 Gbit/s optical link. The data is received by an optical receiver card, used as mezzanine card on the L1 buffer board (TELL1).

![Figure 2: Schematics of the Outer Tracker front-end electronics](image)

The above front-end boards all house inside the front-end electronics box which is schematically shown in Fig. 3. The electronics boxes are mounted on the upper and lower end of a module. High-voltage and low-voltage cables, fast and slow-control cables as well as the optical fibers are connected to each electronics box individually. A front-end box (“module end”) is the smallest independent readout unit of the Outer Tracker. Its output is an optical fiber providing the signals of the 128 channels of the module half (upper/lower) to the L1 buffer board.

In addition to the individual electronics boxes, there are distribution and service boxes and patch panels for low and high-voltage and for the optical signals at the vertical frames. The service boxes contain the necessary electronics to receive and decode the fast control (TTCRx chip) and slow control signals (SPECS slave [25]). LVDS drivers allow the electrical distribution of the control signals.

1.3 Requirements for the front-end electronics

Although the expected maximum occupancy of the Outer Tracker channels is only about 7% (MC study) the readout electronics is designed to cope with occupancies larger than 10%. Taking signal propagation delays on the wire (max.
9.5 ns) and possible channel-to-channel time jitters into account the electronics must be able to record drift-times above 50 ns (at least for Ar/CO$_2$). To exploit the full spatial resolution of the straw tubes a drift-time resolution of 1 ns is required.

The electronics is mounted at the outside edge. The expected radiation dose for a LHCb operation of 10 years is about 10 krad$^1$ [24].

In addition to the physics requirements Table 3 also gives the specifications by the trigger and DAQ system. L1 requirements do not affect the Outer Tracker specific electronics discussed in this note.

$^1$This value is more than a factor 10 smaller than at the time of the OTIS chip specification. At that time the design of the tracker still assumed chambers inside the dipole magnet where the radiation level is much higher.
Outer Tracker Requirements

<table>
<thead>
<tr>
<th>Requirement</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>max. drift-time in ArCF$_3$CO$_2$ (ArCO$_2$)</td>
<td>37 ns (44 ns)</td>
</tr>
<tr>
<td>max. occupancy</td>
<td>10%</td>
</tr>
<tr>
<td>double hit sequence</td>
<td>&lt; 20 ns</td>
</tr>
<tr>
<td>radiation dose (10 years)</td>
<td>&lt; 10 krad</td>
</tr>
<tr>
<td>temp. range</td>
<td>15 ... 70° C</td>
</tr>
<tr>
<td>TDC resolution</td>
<td>&lt; 1 ns</td>
</tr>
</tbody>
</table>

Table 3: Outer Tracker and L0 trigger requirements for the front-end electronics.

### 2 Front-End Electronics Components

#### 2.1 Module Shielding, Grounding and Feedthrough boards

**Module shielding:** In addition to the alu shielding of the single straws it was decided to enclose the straws of a module by an additional Faraday shielding. The straw supporting panels, as well as the module side-walls carry a 12.5 $\mu$m thick alu foil (skin depth at 40 MHz $\sim$ 13 $\mu$m). When gluing the box together the side-wall shielding is connected electrically to the panel shields. The top and bottom sides of the module are electrically closed by the feed-through boards. The sensitivity to EMI was studied using a 27 MHz radio-transmitter and was found to be very low [8].

**Straw and Module Ground:** As described in section 1.1 the outer alu foil of the straws and the inner conductive Kapton-XC foil are insulated. Moreover, when gluing the straws to the conductive panel surface a connection between the straw aluminium shield and the panel surface is not guaranteed such that, in the worst case, Kapton XC, straw outer layer and panel surface are insulated from each other. The HV operation of the straws, the fast signal transmission along the straw as well as the principles of grounding demand a common ground point to which Kapton XC (HV ground), straw outer layer (signal ground) and the panel alu surface (shield) are connected. This point is represented by the ground layers of the feed-through board. Fig. 4 shows the module-end with the
feed-through boards and the ground connections.

Figure 4: Module end with the feed-through defining the module ground.

**Feed-through board [5]:** The feed-through board provides the electrical connection between the signal wires (anodes) inside the gas-tight module and the front-end electronics at the out-side. The board also carries the pads to which the anode wires are soldered. As the wire position is guaranteed by the end-pieces the absolute pad position is less important and has not to be particularly precise. The printed-circuit board (PCB) consists of 3 layers:

- The upper layer with the solder pads for the anode wires inside the gas-volume and a ground surface.
- The middle layer with the signal traces.
- The bottom layer with the signal connector, gold plated contact springs for the ground connection to the HV boards, a ground strip which is soldered to the module ground, and pads to connect to the straw cathode foil.

Fig. 5 shows a feed-through board with mounted components (connectors, grounding springs). The ground connections to the feed-through boards are realized in the following ways: Every straw has a thin tongue (12mm length) at its end, used to connect the outside aluminum layer to the inner Kapton XC (either by ultrasonic soldering or by a rivet). A small copper strip attached to the tongue is soldered to the ground pads of the feed-through board. The connection to the aluminium shielding foil of the panels is ensured by an additional solder strip.
The feed-through board defines the “module ground” and is used as reference for the subsequent electronics. The ground connection to the HV board is ensured by large surface spring contacts.

### 2.2 HV Board

While the feed-through board is an integral part of the drift-chamber module, the HV board is not: two 32-channels HV boards are plugged to one feed-through board. For the HV signal connection SMD Samtec connectors $^2$ are used. The spring-contacts of the feed-through boards ensure good connection to the module reference ground.

The HV board supplies the 32 channels with a common HV. Pre-resistors of $1 \, \text{M}\Omega$ are used in front of every channel to decouple the anode from each other and to avoid large currents in case of shorts in the drift-tubes. SMD ceramic capacitors $^3$ (330pF, 4kV max.), $4.6 \times 2 \times 1.5 \text{mm}^3$ are used to decouple the chamber signals from the HV. The electronics scheme of 16 out of 32 channels is shown in Fig. 6.

The high channel density, the compact size of the HV capacitors (less than 4 mm between the two contacts of the capacitors) and the relatively large operating voltage (1550 V) demands additional insulation of the capacitors to avoid discharges across the capacitor surface. This is in particular necessary as the HV

---

$^2$2/10 inches, every second contact is removed

$^3$JOHANSON 302R29W331KV4E
boards will be operated in air (early prototypes of the HV boards showed leakage currents of up to 100 nA/channel during test beams at CERN).

In insulation of the capacitors is achieved by embedding the capacitors in the multi-layer PCB as shown in Fig. 7. The casting process should avoid stress on the ceramic capacitors. As it is difficult to reach the area underneath the capacitor pick-and-place paste must be used to place the capacitors and to avoid discharges in this area.

After refining the production process a prototype series of 80 boards (2560 channels) has been produced. A large series test of the 2560 channels (24 h) as well as a long-term test (23 days) of 15 boards have been performed. Both tests did not show any problem.\[4\]

2.3 ASDBLR Board

ASDBLR ASIC

The ASDBLR ASIC is an eight-channel amplifier-shaper-discriminator with baseline restoration designed for the read-out of the ATLAS Transition Radiation

\[4\] In the large series test only one single capacitor showed an unacceptable high current.
Tracker (TRT) [4]. The ASDBLR ASIC is a differential amplifier, each channel having an active negative-current input, where the anode straw connects, and a “dummy” positive-current input, for common-mode rejection. The ASDBLR is radiation-hard (7 Mrad) and has high hit-rate (20 MHz with stable threshold, 100:1 dynamic range) capabilities. It consists of eight identical channels on 340 μm pitch, implemented in radiation-hard 0.8 μm BiCMOS Technology (DMILL).

The current inputs are amplified, passed to a fast (20 ns shaping time, 7.5 ns peaking time) shaping stage to perform the slow-ions tail cancellation, then through a non-linear differentiation circuit called Baseline-Restorer (BLR) to break the path from the shaper to the comparator and prevent that DC offsets or low-frequency noise can reach the comparator stage, and finally passed through two (“low” and “high”) comparators. The digital comparator outputs
are summed as current steps to form a differential ternary output with sharp turn-on (1 ns risetime). For the application in Outer Tracker only the “low” (tracking) threshold comparator is used. It has been measured that for the Outer Tracker straw signal the average charge collection efficiency is about 8%.

It operates on \(\pm 3\) V supplies with a typical power requirement of about 40 mW per channel (the exact value depending on the programmed value of the ternary and monitor outputs). A detailed description of the chip design, construction and performance can be found in Ref. [4]. Studies of the operational properties of the ASDBLR chip for the readout of Outer Tracker straw tubes can be found in Refs. [3, 6, 8, 9].

**ASDBLR board**

The essential function of the ASDBLR Board [7] is to host two ASDBLR preamplifier-discriminator ASICs. The design principles of the ASDBLR Board are largely based on the results of the ASDBLR studies done for the Outer Tracker. The choice of placing two ASDBLRs per board is a trade-off between two extreme scenarios: having eight ASDBLR’s and two OTIS’s on a single FE board, and having one single ASIC per board.

The amplifier input sees the contribution of several parasitic capacitances. Keeping all traces and especially the sensitive input lines as short as possible reduces the capacitive and inductive cross talk. Additionally, to reduce the channel-to-channel cross-talk, each signal pin on the connector is surrounded by ground pins on either side. Moreover, the ground planes of the HV and ASDBLR Boards are directly coupled over the full board widths via special contact springs. The amplifier input noise can be characterized as follows [4]:

\[
\text{ENC} \approx 2100 \, e + 145 \, e/\mu\text{F} \times C_{\text{in}} [\mu\text{F}] \quad [9].
\]

The total contribution of the FE Electronics has been measured to be about 20 pF (7 pF from the traces of the Feed-Through Board, 7 pF from those of the HV Board, and 6 pF from the ASDBLR Board traces and extra protection circuitry). Therefore the total input noise contributed by the electronics is about 5000 e \(\approx 0.8\) fC, consistent with our measurement [9], which must be compared to an effective signal size of \(\sim 20\) fC (taking the charge collection efficiency of about 8% into account) [10].

The main contribution to the power consumption on the ASDBLR board is expected to come from the ASDBLR ASIC. This has been estimated to be

\[
\delta P_+ \approx \delta P_- \approx 80\, \text{mA} \times 3\, \text{V} = 240\, \text{mW},
\]

which gives a total of 960 mW per ASDBLR board. The ASDBLR Board has been provided with a heat-spreading layer in the PCB, to which heat-conducting mounting posts are coupled. These cooling posts are then intended to be coupled to the internal cooling chassis of the front-end electronics box. Tests with prototypes of the ASDBLR boards (see below) showed that the ASDBLR chip internal temperature was less than 25°C.
above the cooling-surface temperature (∼ 20°C).

2.4 OTIS and OTIS Board

OTIS TDC Chip

The OTIS chip [11] is developed for the readout of the LHCb Outer Tracker straw tubes. The chips operates synchronous to the 40 MHz LHC clock. Main components of the chip are:

- the TDC core, consisting of a DLL, hit register and hit decoder
- the L0 pipeline buffer together with the derandomizing buffer to cover the L0 latency and to cope with fluctuations of the trigger rate
- the control logic for the trigger and memory management and to prepare the output data
- the I2C interface for setup and slow control

In addition the chip comprises 4 DACs to provide the threshold voltages for the ASD discriminator chips. The block diagram of the OTIS chip is shown in Figure 8. The chip serves 32 input channels (LVDS) and provides 8 bit wide data output (differential CMOS).

**TDC core:** For the time measurement a DLL, consisting of a chain of 32 double staged delay elements, is used. The BX clock propagates through the chain. A phase detector compares the delayed clock with the original one. Depending on the observed phase shift a charge pump adjusts the voltage controlled delay elements until the phase difference vanishes. In this state the DLL is locked and the DLL clock can be used as reference for the time measurements. To decrease the uncertainty of the digitization the number of DLL tabs are doubled by using both stages of each of the 32 delay elements. The output of the DLL stages are used to clock 64 hit registers and to latch the discriminated hit signal. A decoder converts the status of the 64 registers into a 6 bit “fine time”.

**Pipeline and derandomizing buffer:** Pipeline and derandomizing buffer are built as arrays of dual ported SRAM cells. The memory dimensions are 164 events x 240 bits and 48 events x 240 bits respectively. The depths of both buffers are thus larger than required by the L0 specifications.

**Control Algorithm:** The control algorithm provides trigger and memory management as well as the control of the data output stream. The hardware description language Verilog was used to code the algorithm.

**Readout modes:** On a positive L0 trigger the control algorithm can search detector hits in up 3 bunch crossings. In the multi BX modes not all possible hits
Figure 8: Block diagram of the OTIS TDC chip.
can be transmitted within the required 900 ns readout time. Therefore, there are 2 different readout modes to cope with this situation:

1. every channel, whether hit or not, appears in the readout. Only the first hit is transmitted.

2. times are transmitted only for channels with hits. A 32-bit hit mask for every bunch crossing indicates the channels with hits. If the maximum number of possible hits is reached the event is truncated.

Test modes: On a power-up reset a memory test is executed. The chip allows further to write known hit/time patterns into the pre-pipeline register. Slow control: The slow-control interface to the chip is implemented using I²C. The interface allows to read and write the control registers, to load the pre-pipeline register with test-data (play-back mode), to read an accepted event from the de-randomizing buffer (important for laboratory usage of the chip), and to set the 4 DACs used for the threshold setting of the 4 ASDBLR chips (see below).

OTIS Board

The OTIS board [12] is situated inside the front-end electronics box. It is designed to service the bare-unpacked OTIS chips⁵. The board gets the hit data from the ASDBLR boards and provides the OTIS TDC data to the GOL/Aux board. The OTIS board provides the electrical connection between the ASDBLR boards and the GOL/Aux board. Therefore it passes signals and low voltages from the GOL/Aux board to the ASDBLR board. A simplified electrical schematics and the mechanical layout is shown in Fig.9. To service both straw layers (2 × 64 channels) the shown OTIS and ASDBLR boards are doubled and connected recto-verso to the back-side of the GOL/Aux board. Due to the symmetry only two different versions of the OTIS board, a “left” and a “right” board, are required.

ASDBLR-to-OTIS interface

For the hit inputs of the OTIS chip LVDS pads are used. The ASDBLR chip on the other hand provides differential outputs based on open-collector drivers with a maximum current for the “low threshold” of 0.8 mA. To interface the ASDBLR signals to the OTIS a termination scheme using two 3.9 kΩ pull-up resistors and a 120 Ω resistor as line termination is proposed [13]. The termination resistor ⁵Currently the preferred solution is to not pack the OTIS chips but to use a chip-on-board design.
Figure 9: Simplified electrical schematics (top) and mechanical layout of the OTIS board.
leads to a maximum signal swing 48 mV at the LVDS pads sufficiently large to switch the inputs. A detailed definition of the ASDBLR-to-OTIS interface can be found in Ref. [13].

### 2.5 GOL/Aux Board

The GOL/Auxiliary board [14] is connected to 4 OTIS boards. It serializes the TDC Data and outputs the data to an optical link. The board supplies the OTIS boards with low voltage, fast control and slow control signals. It provides voltage and temperature sensing pins. A layout of the GOL/Aux board is shown in Fig. 10.

For data serialization the GOL/Aux board uses the GOL chip [15]. The chip is a CERN EP development in rad-hard 0.25 \( \mu \text{m} \) technology. It serializes the 32 data-bits coming from the four OTIS boards on one module end. The data is encoded according 8/10 bit Giga-bit ethernet encoding standard [16], resulting in a 1.6 Gbit/s output rate. The serial data is driven into a VCSEL diode coupled to 50/125 \( \mu \text{m} \) optical fiber using a SMA connection.
The GOL serializer requires for the clock signal (40 MHz) a jitter of less than 100 ps (peak-peak). The QPLL chip (CERN EP) is used to stabilize the clock signal received from the the service box (TTCrx chip). The QPLL uses a voltage controlled quartz oscillator ($4 \times$ LHC frequency). The filtered clock is also supplied to the OTIS boards.

All fast control signals such as clock, L0 Trigger Accept, L0 Reset, Bunch Count Reset, Event Count Reset, and test-pulse signals for odd and even preamplifier channels (large and small amplitudes) are distributed as LVDS signals. Slow control signals are distributed over $I^2C$ bus to the OTIS TDC and GOL serializer chips. A selectable switch allows to set the $I^2C$ and the OTIS IDs\(^6\). In addition the board allows temperature and voltage sensing.

All electrical signals, i.e. fast- and slow-control signals, test pulses and sense lines are supplied by a standard SCSI cable. The connection is a point-to-point connection from the distribution box to the individual front-end boxes. To decouple possible voltage drops all signals are distributed as LVDS signals. This includes the $I^2$ bus, where a differential distribution as suggested by Philips is used.

Radiation hard power regulators developed at CERN supply the low voltage. Positive types L4913 deliver +3 V for the ASDBLR and +2.5 V for GOL, OTIS and QPLL. One negative type L7913 are used for the -3 V of the ASDBLR. The power is derived from incoming ±6 V. The power regulators are a major heat source and are therefore mounted directly on the cooling structure.

### 2.6 Optical Link

For the transmission of the serialized detector data from the GOL/Aux board to the L1 buffer board an optical link is used.

The serialized GOL output (1.6 Gbit/s, 8/10 bit Giga bit ethernet standard [16]) drives a commercial VCSEL diode (ULM Photonics), which was tested to be radiation tolerant by the LHCb Inner Tracker group. For optical transmission the VCSEL diode is connected to an optical fiber. The fiber consists of 4 sections. A 50/125 $\mu$m multi-mode fiber with SMA connectors runs to the optical patch-panel on the detector frame. At the patch panel the 9 fibers of one quarter layer are fed into a 12 fiber optical ribbon cable, also 50/125 $\mu$m. The ribbon cable is not directly goin to the trailer but to an optical patch panel located in the concrete tunnel underneath the detector. The 12-fold fibers are connected to a 96-fold optical cable bundle which bridges the $\sim$100 m distance to the trailer. Here another patch panel is located, close to the Trigger EElectronics and L1 boards.

---

\(^6\)The lowest 2 bits of the OTIS IDs are hardwired on the GOL board and therefore not selectable.
A short optical ribbon connects the patch panel to the optical receiver cards on the TELL1, allowing an easy exchange of fiber destinations without exposing the long ribbon cable to mechanical stress.

Two optical receiver cards (O-Rx Cards) can be mounted on one TELL1 board. Each O-RxCard OORx carries one commercial 12 fiber optical receiver [19] and twelve de-serializer chips [20], allowing a maximum of 24 optical inputs for each TELL1 board. The de-serialized data is synchronized and processed on the TELL1 board with the help of FPGAs. Details on the link synchronization can be found in Ref. [21].

A transmission test which was involving all link components of the Outer Tracker (GOL/Aux, optical fibers, O-Rx cards) results in a limit for the error probability of less than $10^{-15}$.

As the optical link is common for the LHCb Inner Tracker, VETO, Outer Tracker and possibly further subsystems, many components such as fibers, VCSEL diodes and the O-RxCards are the same for these sub-detectors.

Apart from the optical data link described here, the Timing and Fast Control (TFC) system [22] will utilize optical data transmission. For the TFC system different optical components are used.

### 2.7 Front-end electronics box

**Assembly and Maintenance**

The front-end boards (4 HV boards, 8 ASDBLR boards, 4 OTIS boards and 1 GOL/Aux board) are mounted in a mechanical box [23]. The box construction provides a support frame to carry the boards. The support frame serves at the same time a heat-conductor and is in thermal contact with all major heat sources. The complete construction is enclosed with metal (ground) cover sheets.

The front and the side view of an assembled box is shown in Fig. 11. The only board which sticks out of the construction is the GLO/Aux board, which also carries all the interface connections.

The assembled electronics box is an independent unit and is plugged to the feed-through boards of the module. As the mounting of the box including the precise positioning of the connectors 128 pins between feed-through and HV boards is difficult, a mechanical guidances is used. Screws will allow safe connection and disconnection of the box.

As the boxes are independent units they can be tested before installation. If readout and service cables are properly foreseen the installation of the boxes on the final detectors can therefore take place independently of the frame assembly. If service of electronic components of the box becomes necessary, the whole box must be dismounted and opened.
In case of broken or hot wires we can disconnect one of the 4 HV connections (corresponding to 32 channels) remotely in the counting room. During chamber maintenance one can disconnect the malfunctioning wires individually on the feed-through boards.

**Cooling**

The front-end electronics and in particular the low-voltage regulators will dissipate about 25 W per front-end box [26, 27]. Multiplied with the total number of readout boxes (432) the power consumption results in a total heat production of about 10 kW for the total detector. It is not possible to release the heat into the experimental hall. Moreover the boxes are densely packed on the frames. Water cooling was therefore considered at an early stage of the design.

The active electronics boards are designed that the heat sources are in thermal contact (directly or using heat-spreading PCB layers of 100 µm thickness) with the cooling chassis of the front-end electronics box. The main cooling plate of the electronics box will be mounted against a water-cooled frame.

A cooling test with a thermally insulated front-end box has been done: Only the main cooling plate of the electronics box was cooled with air at room temperature.
Fig. 12 summarizes the temperatures measured at thermal equilibrium for the different parts of the front-end electronics. The equilibrium temperature of the cooling plate was $35^\circ\text{C}$. The highest temperature in the box was measured with $52^\circ\text{C}$ on the OTIS chip. For the amplifier chips values of about $42^\circ\text{C}$ have been measured. The temperatures of all devices are only between 8 and 17 degrees higher than the one of the cooling plate demonstrating the effectiveness of the cooling design. Moreover the absolute temperature of the all boards will decrease when the cooling plate is thermally connected to the water cooled system.

![Image of front-end electronics](image)

Figure 12: Cooling tests of the front-end electronics. The indicated temperatures have been measured when the box was enclosed with thermal insulation and only the cooling plate was cooled.

## 3 Control and Services

Each of the three Outer Tracker stations consist of four double-layers of straw tubes arranged in a XUVX sequence. Pairs of these planes (XU and VX) are
mounted onto frames that can be slided in two halves from and to the beam-pipe, like curtains. Per stereo-layer each detector “curtain” carries nine front-end electronics boxes on the top and 9 boxes on the bottom of the curtain. This results in a total of 36 Front End boxes per detector curtain. The front-end boxes have connections to the power supplies (High Voltage and Low Voltage), the Experiment Control System (ECS), and the Timing and Fast Control (TFC). In addition, optical fibers carry the data from each Front End box from the detector to the counting room. The distribution and control boxes will provide the interface to all these services. Since each detector curtain is a unit with independent movements, distribution and control boxes are foreseen at each corner of the detector curtain, as shown in Fig. 13.

On each corner the following distribution and control boxes are mounted:

- **High Voltage Distribution Box**: The HV supply for the 128 straw-tube channels per front-end box are subdivided in 4 groups with 32 straws each. Single HV cables (SHV connectors) are used to supply the HV. The $2 \times 36$ connections for the top or the bottom arm of the curtain are connected to an HV distribution box, which is connected to multipin (56) long-distance HV cables.

- **Low Voltage Distribution Box**: A Front End box typically draws a current of 2.6 A from the positive power supply and 0.9 A from the negative power supply. For one detector curtain, this adds up to a current of 93.6 A for the +6V supply and 32 A for the -6V supply. The Low Voltage Distribution Box will provide the interface to the LV supply for 18 front-end boxes.

- **Optical Fiber Panel**: The digitized data is sent via 12-fold optical cables to the optical receiver cards of the L1 buffer boards. In our scheme one optical ribbon cables serves the 9 front-end boxes of a stereo-layer. Four ribbon cables are routed to a fiber panel which is mounted on the detector curtain.

- **Control Box**: For the distributes of TFC and ECS signals to and from the front-end boxes. Point-to-point connections are used to connect the front-end boxes via commercial SCSI cables to the control box. All signals are run as LVDS signals which decouples the front-end boxes from common modes.
Detector Grounding

For a single module the reference ground of electronics and HV is the ground of the electronics box which is defined by the feed-through board. As all modules are mechanically and electrically connected to the curtain frame made out of aluminium, it is this frame which will work as the chamber ground reference point. Except a single connection to the “safety ground” of the experimental hall, the frame will be kept floating:

- Gas and water pipes must be insulated from the frame.
- Connected low voltage power supplies are kept floating in the counting rooms.
- For the HV distribution, supplies with floating outputs are used. The ground shield of the HV lines are tied to the safety ground using a special “ground fault circuitry” in the counting room.
- Slow-Control and Fast-Control systems will be electrically decoupled.

A detailed description of the foreseen grounding scheme can be found in Ref. [30].
References


[10] With ∼35 primary electrons and a gas gain of 40000 one expects a total signal charge of 220 fC. According to measurements from ATLAS and measurements done by R.Ruschmann (Diploma thesis, University of Heidelberg,
only a fraction of about 10% of the signal charge arrives during the 7.5 ns peaking time.


[18] D. Wiedner et al., Prototype for an Optical 12 input Receiver Card for the LHCb TELL1 Board, LHCb Internal Note LHCb-2003-137.

[19] SNAP12 12 channel pluggable optical module MSA, Specifications, Appendix to the SNAP12 Multi-Source Agreement


[23] A. Berkien et al., The Front End Electronics Box for the LHCb Outer Tracker, LHCb note in preparation.


   D. Breton and D. Charlet, “Using the SPECS in LHCb”, LHCb-Note 2003-005.

   http://physi.uni-heidelberg.de/ uwer/lhcb/Electronics/Review/power-consumption.ps

[27] A. Berkien et al., Cooling Test of the FE electronics box, in preparation.

[28] T. Sluijk and A. Zwart, Distribution-Boxes and Control-Boxes for the Outer Tracker, to appear as LHCb note,
   http://physi.uni-heidelberg.de/ uwer/lhcb/Electronics/Review/Distribution_Box.pdf

[29] U. Uwer and A. Zwart, Test Pulse System for the LHCb Outer Tracker Detector,
   http://physi.uni-heidelberg.de/ uwer/lhcb/Electronics/Review/Test_Pulse.pdf