New Generation Electronics
Applied to Beam Position Monitors

Klaus B. Unser
BERGOZ, Precision Beam Instrumentation
F-01170 Crozet, FRANCE

Abstract: Cellular telephones and GPS (Global Positioning System) satellite receivers are examples of modern rf engineering. Taking some inspiration from those designs, a precision signal processor module for beam position monitors was developed. It features a heterodyne receiver (100 MHz to 1 GHz) with more than 90 dB dynamic range. Four multiplexed input channels are able to resolve signal differences lower than 0.0005 dB with good long term stability. This corresponds to sub micron resolution when used with a beam position pick-up with 40 mm free aperture. The paper concentrates on circuit design and modern dynamic testing methods, used first during development and later for production tests. The frequency synthesizer of the local oscillator, the phase locked synchronous detector and the low noise preamplifier with automatic gain control are discussed. Other topics are design for immunity to electromagnetic interference to ensure reliable operation in an accelerator environment.

Introduction

Beam position monitors (BPM) are essential diagnostic instruments in a particle accelerator and every accelerator project usually includes the development of a specific beam position monitoring system. Conventional beam positions pick-ups use 2 or 4 electrodes (directional couplers or buttons) as position sensors. Beam position is a function of the amplitude difference of these electrode's signals. The fundamental frequencies are specific to each particular accelerator and the power spectrum may extend to many GHz. Many methods for processing the beam position pick-ups signals have been used or proposed in the past. Modern circular machines and storage rings, for example synchrotron light sources, have very high demands on the precision of these measurements. The objective is now to measure beam position with a resolution better than 1 µm. This requires measurement of the ratio of 4 electrical signals with a precision better than 0.0005 dB. The amplitude of the signals themselves could change over a range of more than three decades (> 60 dB) for different operating modes.

A universal BPM signal processor

We have taken the initiative to develop a universal BPM signal processor that would adapt easily to the frequency patterns of different accelerators. Starting point was a new BPM system designed by J. Hinkson (2), which is optimized to measure the average closed orbit position with high resolution. His primary
Fig. 1 BPM signal processor simplified block diagram
application was transverse feedback and beam interlock systems near insertion devices in the ALS (Advanced Synchrotron Light Source at the Lawrence Berkeley National Laboratory).

Our BPM signal processor uses the same basic concept and architecture, but its centre frequency is programmable anywhere between 100 MHz and 1 GHz. It tracks input signals over a limited frequency range (±200 kHz, extension possible up to ±1 MHz). Optional features are fast signal gating and a limited capability for single turn measurements. Low cost, reliability and simplicity of production were the other key requirements.

The central function of the signal processor is a receiver in the VHF/UHF frequency range. It was therefore a good idea to have a closer look at modern telecommunication equipment before starting our project. High-Tech consumer products like cellular telephones and GPS (Global Positioning System) satellite receivers have started a revolution in modern rf technology. Complex systems are now being built on very small circuit boards, using novel integrated circuits functions and miniature passive components. They do not need heavy shielding enclosures.

Taking inspiration and components from those designs allowed to shrink the processor module to a single height Eurocard (100 × 160 mm). A build-in pre-programmed frequency synthesizer for the down converter makes the unit completely self-contained and independent of any external control or timing system. In its default operating mode, the user has only to connect the pick-up signals and the power supplies and obtains the normalised x and y outputs. All intermediate coaxial connectors were eliminated by using on-board miniaturized band pass filters, microstrip low pass filters and adjustable attenuators. This improves the reliability of critical interconnections and lowers the component cost significantly.

**Operating principle**

The BPM signal processor has 4 parallel input channels for the 4 input signals A to D. The input multiplexer switches sequentially from one input channel to the next. A single receiver measures the signal for each input channel in turn and stores its value in 4 corresponding analog memories. The voltages (VA to VD) in each of these memories are therefore proportional to the power levels of the original input signals. To normalize the readings (to make them independent of changing beam current), automatic gain control (agc) is used to keep the sum \(VA+VB+VC+VD\) constant.

Sequential scanning and the use of a single receiver simplifies the circuits and has as major advantage, that the gain for all channels is always identical. Gain changes due to temperature effects or component aging are eliminated by the automatic gain control. The measurements are only valid if input conditions do not change during the scan. In practice, this is a very good method for beam position measurements of the average closed orbit.

The X and Y coordinates are calculated with a matrix of sum & difference
analog circuits. They use the following algorithms for a typical position pick-up (with the 4 electrodes rotated at 45° in respect of the vertical axis)

\[
Y = K_x \frac{V_A + V_B - V_C - V_D}{V_A + V_B + V_C + V_D} \quad \text{(V/mm)}
\]

\[
X = K_y \frac{V_A - V_B - V_C + V_D}{V_A + V_B + V_C + V_D} \quad \text{(V/mm)}
\]

The calibration constants \(K_x\) and \(K_y\) of the beam position pick-up are an approximation and apply only to the centre of the vacuum chamber.

The basic operating principle, as described above, has been used for the first time at the NSLS storage ring (3). In the following chapters, design criteria for certain elements of the system will be discussed. A more complete description of the prototype for the ALS can be found in an earlier report (2).

Input multiplexer

The block diagram (Fig. 1) shows 1 GHz low pass filters in each of the 4 input channels. They are necessary to protect the GaAs switches from the very short, high voltage pulses which are typical of wide-band pick-up signals. Strip line filters have been used before (4) for this function, but in our design they are folded up to occupy a very small area on the circuit board. Not shown on the diagram are the high pass filters (7 MHz) which protect the switches from an accidental dc or low frequency ac input. The attenuators (if required) reduce the signal power to the maximum level which the amplifier can accept. A 1-dB variable adjustment is used to equalize insertion loss in all 4 channels. The output impedance of the 4 channels, as seen by the switch, have to be matched to very tight tolerances.

Low noise amplifier

This is a key element for the performance of the BPM signal processor. It has the dual function of low noise amplifier and attenuator with a 50-dB gain control range. More than 100 dB dynamic range is required, without gain compression, because gain compression anywhere in the signal path would change the calibration of the BPM signal processor as a function of input signal power.

Amplifiers with gain control have a tendency to change input admittance when changing gain. Considering the unavoidable matching errors of the input channels, this could be the cause of an unbalance in channel gain. This has to be avoided, because the resulting effect for the BPM signal processor is a zero offset which changes as a function of input signal power.
The requirements above are very different from the usual specifications of telecommunication equipment. It was therefore necessary to build a special amplifier with discrete transistors to cover the 100 MHz to 1 GHz frequency range and reach an acceptable compromise between conflicting demands.

Local oscillator and frequency converter

An active mixer is used as down converter to the 21.4 MHz intermediate frequency (if). This is another critical element in the signal chain, where gain compression is likely to limit the available dynamic range. Thanks to the age in the preamplifier, the signal amplitude changes are already reduced at this point.

![Diagram of frequency synthesizer]

\[ f_{vo} = (NM + A) f_{ref} \]

for \( A < N \)

\( M \) modulus (64) for 64/65 mode
\( N \) preset counter (10 bit)
\( A \) preset swallow counter (7 bit)
F-key : 17-bit serial word

The local oscillator should not contribute any significant amplitude or phase noise to the processed signals. A frequency synthesizer is used as a source. It consists of a VCO (voltage controlled oscillator) with programmable divider (5), phase locked to a reference frequency (fref). A 17-bit serial word from an plug in F-key module selects the divider ratio for a specific receiver centre frequency. Spectral purity of the local oscillator depends on the choice of the reference frequency and the dynamic response of the phase locked loop (PPL).

IF-amplifier and demodulator

The integrated circuit* used as if-amplifier and demodulator is designed for television applications. We had to add discrete transistor stages at input and output of the if-amplifier to match the if-filters and improve the gain compression limits. The if-bandwidth (Fig. 3) can be tuned from 200 kHz to 2 MHz to suit any particular application. The bandwidth is large enough to allow a fast step response when switching from one input channel to the next. Sidebands at the revolution frequency are rejected, to make the detector see the same kind of signal independently of the accelerator operating mode: multibunch or single bunch.

* LM 1823, National Semiconductor Corporation
Synchronous detection of the if signal requires a reference frequency. This reference is generated by a voltage controlled oscillator (VCO). A phase detector compares the reference with a filtered sample of the carrier frequency and controls the VCO in a phase locked loop (PLL). The dynamic response of the PLL loop is controlled by the loop filter.

If the pick-up signals applied to the BPM signal processor inputs are not in phase, the switching from one input channel to the next would produce sudden phase jumps of up to 180°. Even a fast PLL loop would have difficulties to follow and this would seriously limited the maximum scanning frequency.

Many of the BPM systems presently in use require indeed precise phase matching on all signal cables coming from the pick-ups. We preferred to solves this problem in a different way. Our loop filter has an electronic switch (not shown in Fig. 1) which reduces the time constants during 10 μs after channel switching. This allows the receiver to settle on a new signal level; as a result, phase errors up to 180° are tolerated.

![Graph](image)

**Fig. 3**  Frequency response of if-amplifier (BPM processor for ALS)

Bandwidth (-3 dB) = 434 kHz

Marker indicate the sidebands for a revolution frequency of 1523.4 kHz

**Electromagnetic interference**

The BPM signal processor will be used in machine protection interlocks, where reliable operation is extremely important. In addition to shielding the sensitive parts of the board, a number of special precautions have been incorporated in the design to improve immunity to electromagnetic interference.

- The coaxial inputs pass via an uninterrupted ground plane before connecting to the circuit board.
• All other input and output connections have low pass filters to keep the interference outside and limit the frequency response to what is absolutely necessary.

• All control inputs have 10-ms LP-filter time constants.

• Each circuit function on the board is specifically designed to be insensitive to frequencies outside its normal operating range. This is particularly important for operational amplifiers which have a tendency to demodulate rf-signals and, as a result, produce erroneous dc output.

Dynamic testing

The different rf-circuit and filter functions of the BPM signal processor require alignment and dynamic testing during development and in the final production phase. Conventional rf circuits have special coaxial test connectors. Considering the high packing density on our printed circuit, this was not a desirable solution. Instead, after some initial experimenting, we developed a special miniature rf test set. On the board, this required simply two plated-through holes at a distance of 0.1 inch, with one of them connected to the ground plane. The coaxial test probes have two corresponding test pins, consisting of gold plated spring loaded contacts. For use with a network analyzer (Hewlett Packard HP8753D), a matching calibration set (open, short and 50 ohm load) permits to establish the correction constants, which take care of the small residual discontinuity of these connections. The test set is used for measuring impedance and transfer functions (Fig. 3) for frequencies up to 3 GHz.

Testing the transient response of feedback (agc) and phase locked loops uses the same type of test connections, but requires a different instrument set-up. Generally speaking, the method consists of injecting a square wave modulated stimulus, most often a dc current, in a suitable summing junction of the loop under test. The transient response is observed with an oscilloscope at another test point and can be optimized by tuning the different elements of the loop filters or phase correction networks.

A spectrum analyzer (Anritsu MS2601B) is used to measure the signal at different points of the signal path. It can determine the 1-dB gain compression point and the saturation limit for every location along the signal processing chain. Spectral purity and stability of the local oscillator is verified with the spectrum analyzer.

A special test generator has been built to simulate fast pick-up signal pulses with repetition rates up to 15 MHz. This allows to test the BPM signal processor by simulating different filling patterns and single bunch mode. The peak amplitude of the generator is at present limited to 22 V and therefore insufficient to test the upper limit of the dynamic range in these modes.

An automated test bench for final testing and certification of the BPM signal processor is at present under development. It uses a programmable cw signal
generator (Marconi Instruments 2022D) as a signal source. A precision 4-way power splitter and 4 specially designed precision attenuators with remote switching control prepare the 4 input signals. A Macintosh computer with a 16-bit ADC, multiplexer and control interface (National instruments NB-MIO-16X) runs a specially developed LabVIEW application program (6). The test bench establishes a test report, recording noise and offset errors in all quadrants over the entire dynamic range (>80 dB)

The noise spectrum of X and Y outputs, as a function of input signal power, is recorded with a FFT Spectrum analyzer (Stanford Research Systems SR760).

Performance figures

The following dimensional data refer to calibration with a “reference” pick-up:
Sensitivity in X and Y plane = 5%/mm (40 mm aperture).

Noise → X and Y signal (for the first 40 dB of the dynamic range):
less than 1.5 μm (rms) for a bandwidth of 0 to 1 kHz
less than 0.5 μm (rms) for a bandwidth 0 to 100 Hz

zero stability → X and Y zero drift less than 0.5 μm during 10 hours

Linearity → Over 60 dB of input signal range:
less than ±5 μm error within ±0.5 mm of centre
less than ±10 μm error within ±3 mm of centre

References

5. “The Technique of Direct Programming by using a Two-Modulus Prescaler” Application Note AN-827, Motorola Semiconductor
6. K. Scott, “BPM (test bench) LabVIEW instrument” private communication