The LHCb Silicon Tracker DAQ and DCS online systems

Pablo Rodríguez (University of Santiago de Compostela)
on behalf of the Silicon Tracker collaboration

IEEE NPSS Real Time Conference 2009, RT2009
10 to 16 May 2009, IHEP, Beijing, China

The LHCb experiment

- The LHCb experiment is placed in the LHC, at CERN
- Single-arm forward spectrometer to study rare B decays and CP-violation
- Excellent tracking and particle identification capabilities
- pp@14 TeV, $\mathcal{L}$ 2-10³² cm⁻²s⁻¹
- 40 MHz bunch crossing rate

Inner Tracker

- IT covers high occupancy region around the beam pipe. 2% of acceptance but 20% of tracks
- 336 silicon modules with 384 channels each
- 3 read-out Beetle chips per module
- ~400 environmental sensors

The Silicon Tracker

Summary:

- silicon micro-strip detector with ~270k analog readout channels and ~2k readout chips
- About 12 m² of silicon sensors
- DAQ at 1.1 MHz -> ~337 GB/s
- Data processing at TELL1 level
- Same readout link for IT and TT

- TT is placed before the magnet and covers the full acceptance
- 280 silicon modules with 512 read-out strips
- 4 read-out Beetle chips per module
- ~340 environmental sensors

Tracker Turicensis

DAQ Electronics

The DAQ readout is made up of three building blocks:

- The L0 Front End (FE) electronics, the Beetle:
 - Rad-hard chip, placed in a read-out hybrid
 - Capable of reading 128 analog channels multiplexed in four ports @ 1.1 MHz
- Service Box (rad-tolerant, ~Krad/s):
 - Digitizer Boards: digitization (8 bits) of Beetle data (128 ch + 16 header analog values), serialization and optical transmission to TELL1
 - Control Board: slow and fast control of FE electronics
- TELL1 real-time processing boards:
 - 2128 Gbit optical links
 - ~337 GByte input, ~6.4 GByte output to the DAQ network

TELL1 processing board

Summary:

- The TELL1 is a FPGA based board designed to process in real-time the incoming FE raw data. The output goes to high level software processing units
- Input: 24 Gbit optical links (=24 Beetles) per TELL1
- 42 (IT) + 48 (TT) TELL1s: in total 2128 optical links
- ~13k configurable parameters
- ~60 Goperations/second per Tell1 board
- 4 Ethernet-Gigabit links provide 4 Gb/s output bandwidth

TELL1's data processing algorithm:

From the incoming raw data, the pedestal (or average noise level) of each read-out strip is subtracted. The ADC count of the first of each 32 read-out strips is also corrected for header cross-talk, as it is adjacent to a header strip with a value much deviant to the read-out

strips. Hereafter, linear common mode noise suppression is performed per set of 32 readout strips, as is shown in the schematic overview. After these noise reductive steps the ADC counts above a certain hit threshold are then formed into clusters, which are stored for further analysis

The ECS System

The Experiment Control System (ECS) is a highly hierarchical, distributed and heterogeneous expert system that controls the ST detector hardware

HARDWARE:

- The FE is interfaced through the Control Board which implements the SPECS communication link
- The TELL1s are interfaced through the CCPC board
- CAEN HV, MARATON LV and the cooling plant are commercial equipment
- Rack control based in the ELMB

MIDDLEWARE:

- The DIM protocol is used for custom made hardware (TELL1 and Svce box electronics)
- OPC is used for the CAEN PS, MARATON PS and rack control.
- MOD-Bus for the cooling plant.

CONTROL SOFTWARE:

- The supervision layer is provided by the PVSS SCADA and the control layer by the SMI++ FSM toolkit
- Implemented as a hierarchy of Finite States Machines (FSM) keeping a similar layout for IT and TT despite of the different detector geometries
- The FSM logic configures the detector devices in the right sequence and updates the detector status upon parameter changes

	IT	TT
Beetle	1008	1120
GOL	1008	1120
SPECS	48	48
DCU	336+72	280+36
Delay25	24	24
TTCrx	24	24
LVR	1008+72	780+72
CCPC-TELL1	42	48
CAEN ch	84	152
MARATON ch	48	48
Cooling	1	1

Devices to be Configured

- Different hardware settings loaded from a configuration DB depending on the running mode (physics, cosmetics, calibration, ...)
- It monitors online all the relevant environmental parameters and stores them in a central archiving DB
- In case of failure it is able to perform automatic corrective actions ensuring the safe running of the detector
- No real-time strictly speaking
- In the Alarm panel all relevant parameters out of acceptable range will be displayed
- Capability for performing online automated scans on hardware parameters

Common Mode calculation algorithm

Pedestal are continuously calculated and updated

Derandomization is needed because next steps takes larger processing time

Zero suppression cluster are formed among neighbouring strips

To reduce the Ethernet overhead, the event data are assembled in the Multi Event Packager

Tell1 versus Emulator

TELL1 Emulator:

Bit-perfect emulation of FPGA algorithms: due to limited storage capacity, only the zero suppressed (or clustered) output of the FPGAs will be kept and used for further analysis. Therefore it is pivotal to verify the functionality of the FPGAs. For this reason, an emulator performing the same algorithms offline and online has

been developed.

Using noise data and first tracks, bit-perfect emulation of the FPGA algorithms was shown after several iterations, which has been invaluable for the validation of the detector's read-out prior to the first LHC collisions

The DSS System

- The Detector Safety System (DSS) is a very reliable redundant hardware system which takes the appropriate action to protect the detector against potential causes of damage, usually by powering off the equipment. It ensures a real-time response in case the ECS fail to react in time
- The DSS checks a few critical parameters with dedicated sensors: temperature, cooling status, gas flow and cooling water flow switches
- The logic output of all these sensors is routed to a Programmable Logic Controller (PLC), which runs a closed-loop control cycle
- Exchanges information with the ECS to inform about the status an actions taken