Optimal Filtering Algorithm implementation in FPGAs for the ATLAS TileCal Read-Out Drivers

Pablo Moreno
IFIC (CSIC & Universitat de Valencia)
On behalf of the ATLAS Tile Calorimeter System

The ATLAS Tile Calorimeter

ATLAS

The LHC is the most powerful particle accelerator in the world, designed to handle proton beam collisions at 14 TeV in the center of mass. It comprises four experiments: ALICE, CMS, LHCb and ATLAS. The last one being a general purpose particle detector, composed of many sub-systems. The ATLAS hadronic Tile Calorimeter (TileCal) is one of the sub-detectors, which measures the energy of particles produced in the collisions.

ATLAS TDAQ

The Trigger and Data Acquisition System (TDAQ) is the software that manages the hardware resources for the read-out and the trigger of the detector. It operates on an event-by-event basis and are defined in terms of three domains in the dataflow, called levels of trigger.

Front-End Electronics

TileCal is based on scintillating plastic tiles arranged in cells that produce light in the interaction with the particles. The light produced in a cell is converted to an electrical pulse in a photomultiplier tube (PMT), which is digitized and read out, forming a TileCal read-out channel.

The detector geometry is a hollow cylinder divided into 4 barrel partitions (EBA, LBA, LBC and EBC), each containing 64 modules that hold up to 48 PMTs. The read-out of the whole calorimeter consists of 9856 channels that are serialized and transmitted at 680 Mbps, using optical fibers, to the Back-End electronics, which is non-radiation-tolerant and is placed in a separated cavern.

TileCal barrel distribution

TileCal module

Back-End Electronics

The Read-Out Driver (ROD) is the main element of the Back-End data acquisition chain. Here, data coming from eight Front-End links are collected, de-serialized and routed to two Processing Unit (PUs) daughtercards where the first processing algorithms of the TDAQ dataflow are applied in commercial DSPs. The maximum rate for these algorithms is defined by the Level 1 trigger rate (100 KHz). Processed data are sent to the Output Controller FPGAs,

which packages them into the ROD data fragment. These data fragments are then serialized and transmitted to the Read-Out System (ROS), located on the Level 2 trigger.

ROD board

ROD DSP PU

Motivation

The Optimal Filtering Algorithm

One of the algorithms that run on the ROD PU DSPs is the Optimal Filtering (OF). It is a reconstruction mechanism based on extracting a set of parameters of the front end digitized pulses.

$$A = \sum_{i=1}^n a_i S_i \quad \tau = \frac{1}{A} \sum_{i=1}^n b_i S_i$$
$$p = \sum_{i=1}^n c_i S_i \quad QF = \sum_{i=1}^n |S_i - (A g_i + A \tau g'_i + p)|$$

These parameters are the amplitude A , the phase τ , the pedestal p , and the quality factor QF . All of them are obtained by applying a linear combination to the samples of the related pulse.

Target of the work

Present-day FPGAs provide the possibility to implement signal processing algorithms in dedicated DSP hardware blocks, while keeping the flexibility that these devices offer in order to upgrade the system to new functionalities by re-writing the firmware.

The main motivation of this work is to study the possible benefits of using low cost FPGAs instead of commercial DSPs to execute the OF algorithm. These benefits could be observed in:

1. Higher Speed: FPGA parallel processing versus DSP sequential execution
2. Higher System Integration: Most elements of the ROD DSP PU in a single FPGA
3. Present system enhancement: exploiting System on Programmable Chip (SOPC) architectures

In order to perform these studies, a FPGA-based Mezzanine Processing Unit card prototype has been developed: The **FPGA PU v1**. It has been designed to be fully compatible with the ROD, but is also suitable for providing extended functionalities to the PU board.

Hardware Development

Functional Description

Data for the OF algorithm enter through the Mezzanine connectors A and B. The algorithm processing takes place in the FPGA, a 484-pin ALTERA Cyclone III. Finally, the output of this processing task is sent through the Mezzanine connector C back to the ROD.

ALTERA Cyclone III EP3C40

- 484 pin BGA (331 user I/Os)
- 39600 Logic Elements: 4-input LUT + FF Register
- 126 embedded multipliers: 18 x 18 bit operation
- 126 x 9Kb configurable memory blocks
- 4 PLLs
- SOPC support (NIOS, ARM, Freescale)

The FPGA implements different configuration schemes: JTAG configures the FPGA directly, while Active Serial (AS) uses the data stored on a Flash memory (EPCS) to configure the device on every system power-up. The prototype hosts a set of user interfaces (switches, pushbuttons, LEDs, etc.) for debugging purposes. A 128 Mbit SDRAM has been also placed on the PCB. Combined with an embedded soft processor, it will extend the SOPC performance supported by the FPGA.

Power Distribution

Four different supplies are needed for powering the FPGA. Therefore the design requires a 2.5 V/100 mA linear regulator and a 1.2 V/10 A switching regulator. In addition, the start-up of all the supplies must rise monotonically during t_{RAMP} ($50 \mu s \leq t_{RAMP} \leq 50 ms$). Thus, a Soft-Start (SS) is also needed. V_{CCINT} and V_{CCD_PLL} planes must be isolated with a ferrite bead for avoiding switching noise to enter the PLLs.

Parameter	Description	Value
V_{CCINT}	Supply Internal logic	1.2 V
V_{CCIO}	Supply output buffers	3.3 V
V_{CCA}	Analog Supply for PLLs	2.5 V
V_{CCD_PLL}	Digital Supply for PLLs	1.2 V

PCB Details

The PCB has been manufactured in a class 6 standard using a 10-layer stack-up that contains two power planes, two ground planes and six signal layers. Trace widths have been selected in order to approximate to 50 Ω characteristic impedance. The power planes have been geographically split in islands for allocating in voltage references where needed.

Class 6 PCB
125 μm etch width and
125 μm etch spacing
200 μm via diameter
250 μm via-etch spacing

FPGA PU Stack-Up

FPGA PU v1

Layer	Thickness	Width	Zo
TOP	17 μm	150 μm	55.5 Ω
S1	35 μm	125 μm	41.3 Ω
S2	35 μm	150 μm	50.1 Ω
S3	35 μm	150 μm	49.9 Ω
S4	35 μm	125 μm	41.4 Ω
BOT.	17 μm	150 μm	55.5 Ω

Spacing for normal traces

Spacing for crosstalk sensitive traces

PCB Routing

The FPGA 484-BGA package introduces certain complexity in the PCB routing process. A total of 280 nets have been spread in six layers using 630 etch traces and 1030 vias.

Drill	Type	Quantity
254 μm	plated	945
914 μm	plated	67
1.4 mm	plated	17
2.7 mm	plated	4

Firmware Development

Phase 1

The first versions of the firmware have been developed in order to check the proper operation of all the basic elements on the board in standalone mode. The FPGA starts up and is configured correctly. The configuration buttons and all the user interfaces work as expected.

Phase 2

In this phase, the firmware is being developed for the operation of the FPGA PU v1 as a ROD daughtercard.

The target is to be fully compatible with the present system. The functionalities of the different parts of the DSP PU have to be implemented on the Cyclone III in order to achieve the desired compatibility. First versions of the firmware implemented in this phase, permit successful VME access to the FPGA PU v1 from the backplane of the ROD crate.

Future Work

The most immediate work is to complete the Phase 2. The implementation of the OF algorithm on the FPGA

DSP slices and interfacing this implementation with the rest of functional blocks are the main goals in this phase.

In Phase 3, the extended functionality of the system will be evaluated using the FPGA resources beyond programmable logic and DSP support. A Nios II-based SOPC will be designed in the Cyclone III, in order to perform system managing and monitoring tasks by taking advantage of the possibility to use C++ programs instead of HDL code, thus simplifying the performance of such tasks.