Instrumentation of a Level-1 Track Trigger at ATLAS with Double Buffer Front-End Architecture

Ben Cooper, University College London
On behalf of the ATLAS Collaboration

Introduction

- LHC is to be upgraded to approximately five times design luminosity ($5 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$) around 2021.
- Requires upgrade of ATLAS Level-1 trigger to continue to trigger efficiently on electroweak scale physics.
- Simulations studies have demonstrated that tracking information at L1 can control rates effectively (Fig. 1).

Figure 1: Level-1 accept rate versus EM Cluster E_T threshold for simulation at $3 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$.

The Double Buffer Scheme

- Tracker readout within tight Level-1 latency is a bandwidth challenge.
- Potential solution: two hardware based levels, Level-0 (L0) + Level-1 (L1).
- L0 uses coarse calorimeter + muon data to reduce rate from 40MHz to 500KHz, and in doing so defines Regions-of-Interest (RoIs).
- Tracker is read-out on L0 accept (LOA): but only the fraction that is within the L0 RoIs.
- Tracks are then reconstructed and available at L1 to further reduce rate.
- Scheme requires double buffer architecture on tracker FE-ASICs (Fig. 2).

Figure 2: A schematic of the proposed double buffer scheme

Baseline Stave Readout Architecture

- Two banks of five daisy-chained FE-ASICs feed a Hybrid Chip Controller (HCC) (Fig. 3).
- FE-ASICs communicate fixed packets of data (60 bits) at 160MB/s along daisy-chain.
- Two types of data: Regional Readout Requests (R3) for modules within L0 RoI, and L1 accept data (L1A).
- Data is transmitted from HCC along stave links to end-of-stave GBT at 160MB/s. Then via a virtual private link from GBT to ROD, and on to the Track Finder/DAQ.

Figure 3: A schematic of the baseline front-end readout configuration. There are two Hybrids per tracker module, and twelve modules per stave (only one hybrid for one module is shown here).

Latency Studies

- Have used discrete event simulations to test various options for readout.
- R3 and L1A data transmitted using shared (as opposed to dedicated) links at 160MB/s is found to work well (Fig. 4 and Table 1).
- > 95% data delivered in < 5μs!**
- This means that we have 320MB/s into HCC, but only 160MB/s out. Advantageous to have separate R3 and L1A FIFOs on HCC to avoid queuing of R3 data.
- Readout system is shown to be robust to increased occupancy, R3, LOA and L1A rates.

Figure 4: Distribution of time taken for R3 data to be transferred to end-of-stave.

Bandwidth Mb/s		% R3-data received in			
FE-ASIC	Stave	< 4μs	< 4.5μs	< 5μs	< 5.5μs
(40+40)x2=160	80+80=160	0	0	0	0.0273
(80+80)x2=320	80+80=160	0.0545	0.695	0.695	4.81
(80+80)x2=320	160+160=320	2.62	98	98.3	98.6
(80+80)x2=320	shared 160	2.22	64.9	98.5	98.8
(80+80)x2=320	shared 320	26.4	98.3	98.9	99.3
(shared 160)x2=320	shared 160	71.7	92.7	98.6	98.5
(shared 160)x2=320	shared 320	96.7	98.5	99.1	99.5
(shared 80)x2=160	shared 160	1.74	51.4	56.5	62.1

Table 1: Fraction of R3 data received in x-μs for different readout configurations.

Conclusions

- Use of tracking information in the Level-1 decision would greatly benefit the ATLAS upgrade physics programme.
- Tracker readout at Level-1 seems feasible with a split-level hardware system using a double-buffer front-end architecture.
- Next: the challenge of pattern reconstruction and track finding.