Novel Silicon n-on-p Edgeless Planar Pixel Sensors for the ATLAS upgrade

Bomben, M (LPNHE et al)

01 December 2013

The research leading to these results has received funding from the European Commission under the FP7 Research Infrastructures project AIDA, grant agreement no. 262025.

This work is part of AIDA Work Package 9: Advanced infrastructures for detector R&D.
Novel silicon n-on-p edgeless planar pixel sensors for the ATLAS upgrade

M. Bombena, A. Bagolini b, M. Boscardin b, L. Bosisio c, G. Calderinia, d, e, J. Chauveau a, G. Giacomini b, A. La Rosaf, G. Marchioria, N. Zorzi b

a Laboratoire de Physique Nucleaire et de Hautes Energies (LPNHE), Paris, France
b Fondazione Bruno Kessler, Centro per i Materiali e i Microsistemi (FBK-CMM) Povo di Trento (TN), Italy
c Università di Trieste, Dipartimento di Fisica and INFN, Trieste, Italy
d Dipartimento di Fisica E. Fermi, Università di Pisa, Pisa, Italy
e INFN Sez. di Pisa, Pisa, Italy
f Section de Physique (DPNC), Université de Genève, Genève, Switzerland

ARTICLE INFO

Article history:
Received 14 December 2012
Received in revised form 4 April 2013
Accepted 10 April 2013
Available online 17 April 2013

Keywords:
Fabrication technology
TCAD simulations
Planar silicon radiation detectors

ABSTRACT

In view of the LHC upgrade phases towards HL-LHC, the ATLAS experiment plans to upgrade the inner detector with an all-silicon system. The n-on-p silicon technology is a promising candidate for the pixel upgrade thanks to its radiation hardness and cost effectiveness. The edgeless technology would allow for enlarging the area instrumented with pixel detectors. We report on the development of novel n-on-p edgeless planar pixel sensors fabricated at FBK (Trento, Italy), making use of the active edge concept for the reduction of the dead area at the periphery of the device. After discussing the sensor technology and fabrication process, we present device simulations (pre- and post-irradiation) performed for different sensor configurations. First preliminary results obtained with the test-structures of the production are shown.

© 2013 Elsevier B.V. All rights reserved.

1. Introduction

In the next decade the CERN Large Hadron Collider (LHC) should be upgraded to the so-called high luminosity LHC (HL-LHC) [1], capable of a luminosity of \(10^{35} \text{cm}^{-2} \text{s}^{-1}\), to extend its physics reach. By then the ATLAS collaboration will be equipped with a completely new pixel detector. The innermost layer of the new pixel detector will integrate a fluence of about \(10^{16} \text{MeV}_n \text{cm}^{-2}\) for an integrated luminosity of 3000 fb\(^{-1}\) (\(-\)10 years of operation). These harsh conditions demand radiation-hard devices and a finely segmented detector to cope with the expected high occupancy.

The new pixel sensors will need to have high geometrical acceptance: the future material budget restrictions and tight mechanical constraints require the geometric inefficiency to be less than 2.5% [2].

In conventional sensor designs there is a relatively large un-instrumented area at the edge of the sensor to prevent the electric field from reaching the rim, where a large number of defects are present due to the wafer cutting. For example the current ATLAS pixel sensor has an un-instrumented region of 1.1 mm at the edge [3], including Guard Rings (GRs), to provide a suitable safety margin. GRs, placed all around the pixel area, can help to improve the voltage-handling capability.

One way to reduce or even eliminate the insensitive region along the device periphery is offered by the “active edge” technique, in which a deep vertical trench is etched along the device periphery throughout the entire wafer thickness, thus performing a damage free cut (this requires using a support wafer, to prevent the individual chips from getting loose). The trench is then heavily doped, extending the ohmic back-contact to the lateral sides of the device: the depletion region can then extend to the edge without causing a large current increase. This is the technology we have chosen for realizing n-on-p pixel sensors with reduced inactive zone.

FBK has already experience in the fabrication of active-edge sensors, having succeeded in the production of a batch of edgeless p-on-n microstrip sensors [4].

The differences between the two productions are essentially related to presence of the isolation implants (p-spray and/or p-stop), which are required in the n-on-p production to prevent the electron accumulation layer present at the Si/SiO\(_2\) interface from shorting the pixels together. A few specific process steps have

* Corresponding author. Tel.: +33 14 427 8240.
E-mail addresses: marco.bomben@cern.ch, marco.bomben@lpnhe.in2p3.fr (M. Bomben).

0168-9002/S – see front matter © 2013 Elsevier B.V. All rights reserved.
http://dx.doi.org/10.1016/j.nima.2013.04.022
been added at the beginning of the present production in order to perform these implants.

In Section 2 the active edge technology chosen for a first production of n-on-p sensors is presented. Studies performed with TCAD simulation tools (Section 3) helped in defining the layout and making a first estimation of the charge collection efficiency expected after irradiation. In Section 4 some preliminary results from the electrical characterization of the sensors will be shown.

2. The active edge sensor production at FBK

The sensors are fabricated on 100 mm diameter, high resistivity, p-type, float zone (FZ), (100) oriented, 200 μm thick wafers. The active edge technology [5] is used, which is a single sided process, featuring a doped trench, extending all the way through the wafer thickness, and completely surrounding the sensor. For mechanical reasons, a support wafer is therefore needed, making the back inaccessible after wafer-bonding. Several approaches to eventually remove the support wafer are under evaluation; for more details see Ref. [6]. After a uniform high-dose boron implant has been performed on the back side, the wafers have then been wafer-bonded to a 500 μm thick silicon substrate. Both homogeneous (“p-spray”) and patterned (“p-stop”) implants have been used to insulate the n-type pixels. The process splittings adopted in the fabrication batch are related to the presence and the doses of these implants.

Two patterned high dose implants are then performed: a phosphorus implant forming the pixel and GR junctions and a boron implant for the ohmic contact to the substrate (“bias tab”).

The etching of the trench is accomplished by a deep reactive ion etching (DRIE) machine (Alcatel AMS-200), the same used for the fabrication of 3D detectors [7]. After the trench is etched, its walls are boron-doped in a diffusion furnace. Thus, a continuous ohmic contact to the substrate is created, covering the trench wall and the backside. FBK technology can routinely obtain very uniform, well defined and narrow trenches.

The trenches are then oxidized and filled with polysilicon. The remaining processing, arriving at the final device, whose cross-section is sketched in Fig. 1, is quite standard, and includes the following steps: contact opening; metal deposition and patterning; deposition of a passivation layer (PECVD oxide) and patterning of the same in the pad and bump-bonding regions.

An additional layer of metal is deposited over the passivation and patterned into stripes, each of them shorting together a row of pixels, contacted through the small passivation openings foreseen for the bump bonding. This solution has already been adopted for the selection of good 3D FE-I4s [8] sensors for the ATLAS IBL [9]. After the automatic current–voltage measurement on each FE-I4 sensor, the metal will be removed by wet etching, which does not affect the electrical characteristics of the devices.

2.1. Wafer layout

Nine FE-I4 compatible pixel sensors can be accommodated in a 100 mm wafer. The nine FE-I4 sensors differ in the pixel-to-trench distance (100, 200, 300, and 400 μm) and in the number of the guard rings (0, 1, 2, 3, 5, and 10) surrounding the pixel area (see Fig. 1). The sensor with 3 GRs and a 200 μm pixel-to-trench distance features two different GR designs, and each of them is repeated twice. A list of the different FE-I4 sensor versions is reported in Table 1.

The wafer layout also includes sensors compatible with the FE-I3 read-out chip [10], sensors compatible with the OmegaPIX readout chip [11] and many test structures. More details can be found in Ref. [6].

Table 1

<table>
<thead>
<tr>
<th>Multiplicity</th>
<th>Number of GRs</th>
<th>pixel-to-trench distance (μm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>100</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>100</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>100</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
<td>200</td>
</tr>
<tr>
<td>1</td>
<td>5</td>
<td>300</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>400</td>
</tr>
</tbody>
</table>

Fig. 1. Schematic section of the pixel sensor. The region close to the sensor’s edge is portrayed, including the pixel closest to the edge, the edge region, including GRs (when present), the bias tab (present only on one edge of the device), the vertical doped trench, and the support wafer.
3. TCAD simulation

In order to explore and compare the properties of the design variations considered, numerical simulations were performed with TCAD tools from SILVACO [12]. 2D structures analogous to the one sketched in Fig. 1 have been simulated, varying parameters like the number of GRs and the pixel-to-trench distance. The break down (BD) behaviour of the devices and the charge collection efficiency (CCE) were studied in the simulation for un-irradiated and irradiated sensors. The fluence chosen is \( \phi = 1 \times 10^{15} \text{n}_{\text{eq}}/\text{cm}^2 \), which is the expected fluence for the outer pixel layers of the new tracker at the end of the HL-LHC phase.

Each of the doped regions (\( n^+ \) for the pixel and the GRs, \( p^+ \) for the backside, \( p \)-stop, \( p \)-spray, bias tab and the trench walls) has been modeled with simple functions. These functions depend on a set of parameters like the peak concentration and the reference concentration, i.e. the concentration value at a specified “rolloff” distance from the peak position.

Oxide fixed charge density (with surface density \( N_I = 10^{11} \text{ cm}^{-2} \) before irradiation, and \( N_I = 3 \times 10^{12} \text{ cm}^{-2} \) after), generation-recombination lifetimes and surface recombination velocity have been set according to measured IV and CV characteristics of diodes from previous n-on-p CIS\(^1\) productions.

The defects at the edge have been modeled with a 1 \( \mu \text{m} \) wide region in which the generation-recombination lifetime was set to a very small value (10\(^{-12} \text{ s} \); for comparison, before irradiation the corresponding value for the bulk is of 10\(^{-5} \text{ s} \)). If the trench doping were not effective, a large current would appear as soon as the electric field reaches the edge area.

To describe the radiation damage, an effective model based on three deep levels in the forbidden gap was used [13]. Each of these deep levels is defined as either donor or acceptor, and is characterized by its energy (with respect to the closest energy band), its capture cross-sections for electrons (\( \sigma_c \)) and holes (\( \sigma_h \)) and its introduction rate \( \eta \), which is the proportionality term between defect concentration and radiation fluence.

Radiation-induced interface traps at the Si-SiO\(_2\) interface are also included in the simulation, as described in Ref. [14].

The structure shown in Fig. 1 has been slightly modified in the simulations: the support wafer was not present and the backside p\(^+\) implant was covered by a metallization layer. This was done in order to simulate a sensor ready for use.

The sensors were simulated under a reverse bias by applying a negative voltage to the back contact while keeping the pixel at ground potential. The bias tab was left floating. Different geometries were simulated, varying the number of GRs and the pixel-to-trench distance (see Table 2 for the list of simulated geometries). If present, the GRs were left floating during the simulations.

<table>
<thead>
<tr>
<th># of GRs</th>
<th>Pixel-to-trench distance (( \mu \text{m} ))</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>100</td>
</tr>
<tr>
<td>1</td>
<td>100</td>
</tr>
<tr>
<td>2</td>
<td>100</td>
</tr>
<tr>
<td>0</td>
<td>200</td>
</tr>
<tr>
<td>1</td>
<td>200</td>
</tr>
<tr>
<td>2</td>
<td>200</td>
</tr>
</tbody>
</table>

Fig. 2 shows the current–voltage curves of all the simulated designs, before irradiation. The depletion voltage has been estimated using the AC analysis in the simulations, and determining the depletion voltage value from the fit to the log(\( C_{\text{d}} \))–\( \log(V) \) curve; a value of \(~20 \text{ V} \) was found. The result was checked against the aforementioned measurements on n-on-p diodes from a former production. A sensor with a design compatible with the current ATLAS pixel modules was also simulated, which features a pixel-to-trench distance of 1.1 \( \mu \text{m} \) and 16 GRs.

From Fig. 2 it can be seen that before irradiation the BD voltage exceeds by at least 100 \( \text{V} \) the depletion voltage for all the designs considered. The ATLAS-like sensor shows higher BD voltage with respect to those predicted for our edgeless detectors, but all sensors are largely over-depleted before BD. Increasing the pixel-to-trench distance yields a higher bulk-generated current, since the depleted volume can further extend laterally. Adding more GRs greatly helps in increasing the value of BD voltage, extending the operability range of the sensors. That feature can be understood taking into account that the GRs act as a voltage divider: the more GRs are present, the lower the voltage difference across them for a defined voltage.

The best performance is obtained from a device with 2 GRs and a 100 \( \mu \text{m} \) pixel-to-trench distance.

As reported in the literature by different groups (e.g. [15]), after irradiation the BD voltage increases to much larger values. Our simulations of irradiated devices confirm this observation.

To study charge collection efficiency (CCE) after irradiation, charge creation in irradiated sensors was simulated. The most interesting case is when the charge is released in the gap between the pixel and the trench, when no GRs are present. If a significant amount of charge can be collected after irradiation in that region, the edgeless concept would be verified to work.

Our sensor was illuminated from the front side with a simulated 1060 nm laser beam. The power of the laser was set in order to generate the same charge that would be released by a minimum ionizing particle (MIP) traversing 200 \( \mu \text{m} \) of silicon (~2.6 TC). The laser beam was originating above the front side of the detector, with a 2 \( \mu \text{m} \) wide gaussian beamspot. The duty cycle of the laser was 50 ns, with the power ramping up in 1 ns, remaining constant for 10 ns and ramping down in the next nanosecond.

---

1. Forschungsinstitut für Mikrosensorik und Photovoltaik GmbH.
The CCE was studied as a function of the bias voltage for the detector with no GRs and a 100 μm trench-to-pixel distance. Two incidence points of the laser beam have been considered: one within the pixel and the other in the edge region, at 50 μm distance from the pixel. In the following they will be identified as “pixel” and “edge”, respectively.

Based on the properties of the laser beam and of the target material, the simulation program determined the charge of carriers photogenerated inside the device by one pulse. The charge collected by the pixel was defined as the integral over the laser duty cycle of the current flowing through the pixel, once the stable leakage current had been subtracted. Finally, the CCE was obtained by dividing this collected charge by the total photogenerated charge.

In Fig. 3 the simulated CCE of an irradiated sensor is presented as a function of the bias voltage for the two incidence points of the laser beam.

At a fluence $\phi = 10^{15}$ neq/cm$^2$ more than 50% of the signal is collected in the “edge” region at a bias voltage of 500 V; as a comparison, 70% of the signal is retained in the “pixel” region. In both cases the effect of trapping can be observed: the collected charge reaches a plateau at high voltage, but there the CCE is not of 100%. No charge is collected from the “edge” region below 100 V: indeed at 100 V bias the electric field is negligible in that region. It can be seen that while the maximum CCE for a charge created in the pixel region is reached at a bias voltage above $\sim 400$ V, in the “edge” region a bias voltage of 500 V is needed: this is consistent with the depletion zone extending laterally.

Calculations based on trapping time experimental data [16] for our sensor thickness and our target fluence produce CCE estimations in agreement with our simulations.

4. First results on real sensors

The first wafers have been recently received and the electrical characterization of the production has just started. Test structures consisting of an array of 6 x 30 FE-I4-like pixel cells have been measured first. All the pixels were shorted together and the current voltage characteristics for these sensors is reported in Fig. 4a, the sensor was reversely biased via the bias tab, the innermost GR was kept at ground (as well as the pixels), and the current flowing through the GR itself is reported. As it can be seen, adding more GRs increases the BD voltage and a wider edge-to-pixel distance corresponds to more bulk generated-current. All sensors can be operated in over-depletion (the measured depletion voltage is of $\sim 20$ V). The simulations reproduce very well these measurements.

For a test structure consisting of an array of 9 x 13 FE-I4-like pixel cells, in Fig. 4b, the capacitance between the central pixel and all the other pixels surrounding it in the test structure is reported as a function of the bias voltage for pixel cells with a field plate (points), and without it (solid line). The current flowing through the GR itself is reported. As it can be seen, adding more GRs increases the BD voltage and a wider edge-to-pixel distance corresponds to more bulk generated-current. All sensors can be operated in over-depletion (the measured depletion voltage is of $\sim 20$ V). The simulations reproduce very well these measurements.

For a test structure consisting of an array of 9 x 13 FE-I4-like pixel cells, in Fig. 4b, the capacitance between the central pixel and all the other ones is presented as a function of the bias voltage. It can be seen that the presence of a field-plate increases the interpixel capacitance. The coupling is particularly important due to the presence of the uniform p-spray implant. However, the level of capacitative coupling, even with a field-plate, is acceptable in term of electronic noise for the read-out.

5. Conclusions and outlook

In view of the upgrade of the ATLAS inner detector for HL-LHC runs, FBK Trento and LPNHE Paris developed new planar n-on-p
pixel sensors, characterized by a reduced inactive region at the edge thanks to a vertical doped lateral surface at the device boundary, the "active edge" technology. Simulation studies show the effectiveness of this technique in reducing the dead area, even after simulated fluences comparable to those expected at the end of the HL-LHC phase for the external layers.

The first, preliminary measurements on real sensors look promising. Functional tests of the pixel sensors with radioactive sources and eventually in a beam test, after having bump bonded a number of pixel sensors to the FE-I4 read out chips, will follow.

Acknowledgments

We acknowledge the support from the MEMS2 joint project of the Istituto Nazionale di Fisica Nucleare and Fondazione Bruno Kessler.

References

[12] Silvaco, Inc. 4701 Patrick Henry Drive, Bldg 2 Santa Clara, CA 95054.