Firmware Development for the ATLAS TileCal sROD

VNIVERSITAT
DE VALÈNCIA

IFIC
INSTITUT DE FÍSICA
CORRENTS DE ALTA ENERGIA

P. Moreno^{1,2} on behalf of the ATLAS Tile Calorimeter System

1- IFIC/UV, Spain
2- University of the Witwatersrand, South Africa

Poster presented on the
Advancements in Nuclear Instrumentation Measurement Methods and their Applications Conference
ANIMMA 2015

Abstract

TileCal is the central hadronic calorimeter of the ATLAS experiment at the Large Hadron Collider (LHC) at CERN. A main upgrade of the LHC (also called Phase-II) is planned in order to increase the instantaneous luminosity in 2022. For TileCal, the upgrade involves the redesign of the complete read-out architecture, affecting both the front-end and the back-end electronics. In the new read-out architecture, the front-end electronics will transmit digitized information of the full detector to the back-end system every single bunch-crossing. Thus, the back-end system must provide digital calibrated information to the first level of trigger. Having all detector data per bunch crossing in the back-end will increase the precision and granularity of the trigger information, improving this way the trigger efficiencies. A reduced part of the detector, 1/256 of the total, will be equipped with the new electronics during 2016 to evaluate the proposed architecture in real conditions in the so-called “demonstrator project”. The upgraded version of the Read-out Driver (sROD) will be the core element of the back-end electronics in Phase-II. This module includes two Xilinx Series 7 Field Programmable Arrays (FPGAs) for data receiving and processing and will be installed and working in an ATCA framework. A complete description of the sROD functionality in terms of firmware will be introduced. In addition, the status of the firmware development and a summary of the main milestones achieved and the future plans will be presented.

The ATLAS Tile Calorimeter

TileCal is the central hadronic calorimeter of ATLAS. It is a sampling calorimeter composed of steel as absorber and scintillating plastic tiles as active material. TileCal measures energy and position of hadrons, jets, taus and, jointly with other calorimeters, it provides information on the missing transverse energy

- Location: Hollow cylinder between the EM calorimeter and the Muon Chambers
- 4 Partitions: EBA, LBA, LBC, EBC
- 64 Modules per partition

The light produced in the scintillator by the particles is conducted using wavelength-shifting fibers to a PMT that produces an electrical signal

- Up to 48 PMTs per module
- About 10.000 read-out channels

The data acquisition in ATLAS is divided in 3 trigger levels. The Read-out Driver (ROD) is the last element of the TileCal read-out electronics. Located on the boundary of the Level 1 trigger, it performs real time signal reconstruction at 100 kHz. Resulting data is provided to the ATLAS Read-out Buffers (ROBs).

TileCal Read-out Electronics for Phase-II Upgrade

Architecture aim

- Full detector data transmission to the back-end per bunch crossing
- Level 1 trigger at back-end electronics
- Redundancy in power supplies and distribution
- Redundancy in optical data links
- Enhanced radiation tolerance

Front-end Electronics

Read-out electronics for 1 module is organized in 4 mini-drawer modules, that can be operated independently.

- **3-in-1 Cards:** PMT signal shaping and amplification. Calibration capabilities
- **Main Board:** Signals digitization, TTC distribution, current integration for luminosity monitoring.
- **HV Opto:** HV distribution for PMTs
- **Daughter Board:** Front-end interface for data and control. Optical link to back-end electronics

Back-end Electronics

The back-end electronics performs the read-out of 8 modules. All functionality concentrated in 1 board.

- **sROD:** Optical link to front-end electronics.
- Read-out of PMT signals every 25 ns
- Pipeline memories and de-randomizers.
- Signal reconstruction.
- Data transmission to Read-out System (ROS).
- Control and configuration of the front-end electronics.
- Trigger data pre-processing and transmission to Level 1 trigger.
- Detector Control System (DCS) information management.

Hardware Platform: sROD Demonstrator

The sROD Demonstrator

The sROD Demonstrator board is a prototype of the future sROD that has been developed for test purposes on Phase-I. It is a scaled version of the final design. The sROD demonstrator reads 1 complete TileCal module (4 mini-drawers).

Modular Electronics Framework

The new board will be operated under an Advance Telecommunications Computing Architecture (ATCA), that will replace the old VME system. The board standard is Advance Mezzanine Card (AMC). It can be plugged in a carrier blade or it can be operated in standalone mode.

The board is a 16-layer PCB highly populated, built with materials and design procedures specific to high speed signals up to 10 GHz.

Functionality

- Optical IO: 4 QSFP, 2 MiniPOD, 1 SFP+ (Total IO BW: 290 Gbps)
- Processing: 1 Virtex 7 XC7VX485T, 1 Kintex 7 XC7K420T
- Connectivity: UART, Ethernet, MMC (JTAG+IPMI)

The sROD Demonstrator

Firmware

Top Level

The core of the firmware is the sROD Processing Module. It communicates with the front-end electronics using the GBT protocol and 4 QSFP optical modules. Processed data is transmitted to the present ROD boards using the G-Link protocol. For test purposes, data can be read or written using the IPbus protocol.

System Module

All modules devoted to system infrastructure

- **Clocks:** All clock resources needed by other modules in the system. PLLs, clock buffers, reset controllers
- **Ethernet:** Includes two IP cores: one implementing the MAC and a second one controlling the PHY chip
- **IPbus:** UDP/IP protocol implemented by means of a software libraries and a FPGA core. It communicates hardware devices in a Wishbone bus.
- **G-link:** Emulation of the HDMP 1032 serializer chip for communication with the present system (ROD)

GBT Wrapper

GBT is a rad-hard protocol used for communication between front-end and back-end. It is implemented in FPGA using logic and serializing/de-serializing GTX transceivers. The GBT wrapper contains 4 GBT links -> 1 QSFP

Protocol characteristics:

- DC balance
- Error correction
- Data, TTC and slow control merged on the same physical channel
- 4.8 Gbps line rate

sROD Data Processor

This module manages the information dataflow in the sROD board.

GBT decoder: The GBT uplink frame carries information about 6 PMTs events data and related BCID, data samples from the integrator ADCs, TTC and DCS information and a CRC field. The GBT decoder splits each piece of the received frame and delivers it to the proper block in the sROD firmware. Besides implements redundant data selection and error counters based on CRC checking blocks.

Integrator Receiver:

Implements a state machine to compile 16-bit samples from the integrator ADCs and store them in IPbus registers together with number of PMT

TTC/DCS Receiver: Recovers 3 consecutive frames of GBT containing a TTC or DCS command read-back

- 1.DB Address
- 2.Parameter[15-0]
- 3.Parameter[31-16]

Splits the TTC configuration info and the DCS monitoring values

IPbus slaves: Set of registers of the IPbus that interfaces the user logic. Place for all information to be read or written by IPbus. Each register has dedicated functionality:

GBT encoder: FSM that puts commands and signals within the GBT frame to be sent to the front-end. Different bit fields reserved for different purposes: L1A, BCR, address and argument. Commands can be:

- Synchronous (to specific BCID) or asynchronous (immediate)
- TTC commands, DCS commands, general purpose commands

DCS FSM: Encodes DCS commands to be sent to the front-end through the GBT encoder. Receives DCS values when requested and writes them on IPbus slave registers

Readout Module:

- RAW data decoding: extracts HG and LG samples at the TTC clock rate according to the data format
- Pipeline memories storage for L1 event selection and de-randomizer buffers for each channel (HG and LG) for fast readout
- Event packing for G-link readout
- Histogram population logic and memory
- Memory for IPbus slow readout

FPGA Resources Utilization

The firmware is targeted for the Virtex 7 XC7VX485T. The table below shows a summary of the utilization of the different FPGA resources. Note the high usage of LUTs, due to the large amount of memory needed for the pipelines and de-randomizers. A new version of the code will implement them on Block RAM, optimizing the usage of distributed memory.

Resources	Used	Available	Utilization
Slice Registers	315687	607200	51%
Slice LUTs	235883	303600	77%
Block RAM	5544 Kb	37080 Kb	15%
Global Clock Buffers	15	32	46%
Regional Clock Buffers	13	56	23%
Horizontal Clock Buffers	7	168	4%
MMCM s (PLLs)	6	14	42%
MGTs	18	56	32%
User IOs	22	700	3%

Status of the Firmware Development

The infrastructure to interface a complete TileCal module in terms of firmware has been developed. The fast read-out through the G-Link to the old system (ROD board) has been tested for one mini-drawer, and the firmware is ready for the test of all mini-drawers in a TileCal module (48 PMTs).

The mechanism to send TTC and DCS commands is already implemented and has been tested with satisfactory results so far. Picture on the right shows the result of a calibration test of the system, injecting charge in the 3-in-1 cards and reading the pulse values through the DAQ system.

Next Steps: In a near future, the read-out chain will implement also signal reconstruction algorithms implemented in FIR filters in a massive parallel fashion. This will be the case for energy and time reconstruction for TileCal read-out as well as the detector information pre-processing for the L1Calo system.