5 **AM06: the Associative Memory chip for the Fast Tracker** 6 **in the upgraded ATLAS detector**

7 **Alberto Annovi,^a Matteo M. Beretta,^b Giovanni Calderini,^c Francesco Crescioli,^c**
8 **Luca Frontini,^{d,e} Valentino Liberali,^{d,e,1} Seyed Ruhollah Shojaii^d and Alberto Stabile^d**

9 ^a*INFN – Sezione di Pisa, Largo B. Pontecorvo 3, 56127 Pisa, Italy*

10 ^b*INFN – Laboratori Nazionali di Frascati, Via E. Fermi 40, 00044 Frascati, Italy*

11 ^c*Laboratoire de Physique Nucléaire et de Hautes Energies (LPNHE), 4 place Jussieu, 75252 Paris, France*

12 ^d*INFN – Sezione di Milano, Via G. Celoria 16, 20133 Milano, Italy*

13 ^e*Università degli Studi di Milano, Via G. Celoria 16, 20133 Milano, Italy*

14 *E-mail: valentino.liberali@mi.infn.it*

15 **ABSTRACT:** This paper describes the AM06 chip, which is a highly parallel processor for pattern
16 recognition in high energy physics experiments. It contains memory banks that store data organized
17 in 18 bit words; a group of 8 words is called “pattern”. Each AM06 chip can store up to 2^{17} patterns.
18 The AM06 integrates serializer/deserializer IP blocks at 2 Gbit/s for input/output communication,
19 to avoid routing congestion at the board level. The AM06 is a complex chip. It has been designed
20 in 65 nm CMOS, combining full-custom memory arrays, standard logic cells and IP blocks. It
21 occupies a silicon area of 168 mm² and contains 421 millions transistors. The AM06 can perform
22 bitwise comparison at a rate of 100 kHz. Thanks to the XORAM cell and to the design optimization,
23 the AM06 consumes about 1 fJ/bit per comparison. The AM06 has been fabricated and successfully
24 tested with a dedicated test system.

25 **KEYWORDS:** Trigger concepts and systems (hardware and software); Trigger detectors; Digital elec-
26 tronic circuits

¹Corresponding author.

1	Contents	
2	1 Introduction	1
3	2 The FTK architecture	2
4	2.1 The AM system	2
5	3 The AM06 chip	2
6	3.1 AM working principle	3
7	3.2 AM06 design constraints	4
8	3.3 The 18-bit memory layer	4
9	3.4 AM06 layout	5
10	3.5 Package and current consumption	5
11	4 The AM06 test setup	6
12	5 Measurements	6
13	6 Conclusion	8

14 1 Introduction

15 In the next years, the Phase-I LHC will reach a luminosity up to $3 \cdot 10^{34} \text{ cm}^{-2}\text{s}^{-1}$ [1]. The collision
16 rate and the energy of particles will increase, and experiments will produce a huge amount of
17 data. Only a small fraction of data produced from collisions can be stored offline, and therefore
18 an effective trigger system must select the information we are most interested in. This requires
19 massive computing power to minimize the online execution time of complex selection algorithms.

20 A multi-level trigger is an effective solution to meet this challenge. The Fast Tracker (FTK),
21 shortly described in section 2, is an upgrade to the current ATLAS trigger system [2], that will
22 operate at the full rate of the Level-1 Trigger output and will provide high-quality tracks recon-
23 structed over the entire inner detector by the start of processing in the High-Level Trigger. The
24 FTK exploits the massive parallelism of associative memories that can compare inner detector hits
25 to millions of pre-calculated patterns simultaneously.

26 The Associative Memory (AM) system is the “heart” of the FTK. The AM stores the pre-
27 calculated patterns, and compares them in parallel with the data coming from the silicon detectors.
28 A dedicated CMOS integrated circuit has been designed for this task, aiming at reducing power
29 consumption while maintaining a high level of efficiency. The AM06 chip, described in section 3,
30 has been designed and fabricated in a 65 nm CMOS technology; section 4 describes the dedicated
31 test setup, and section 5 reports some results from the AM06 characterization.

Figure 1. Block diagram of the FTK system.

2 The FTK architecture

Figure 1 illustrates the architecture of the Fast TracKer system, which includes: 32 Data Formatters, 128 Processing Units, 32 Second Stage Fitting Boards, and an interface towards the High-Level Trigger. Each processing unit is composed of an AM board for pattern matching and a rear card (AUX Board) with Data Organizer (DO), Track Fitter (TF), and Hit Warrior (HW).

The FTK hardware processing chain is described in detail in [3].

2.1 The AM system

The Associative Memory system is the core of the FTK [4]: it can store up to 1 billion patterns for pattern recognition, it performs pattern matching using the hit information of the ATLAS silicon tracker, and it finds track candidates at low resolution, which are sent to the High-Level Trigger.

The whole FTK system will contain 128 AM boards. Each of the AM boards stores 8 million patterns and includes 64 AM chips, assembled in groups of 16 into four ‘Local’ AM Boards (LAMB). Each AM chip can store 128 thousand patterns, which are sets of coordinates of pixel clusters in 8 layers. Each spatial coordinate is coded with a word of 18 bit, which will be called ‘layer’ hereinafter.

3 The AM06 chip

The AM06 chip is the 6th version of the associative memory originally proposed in [5]. Table 1 summarizes the main features of the AM chips designed for particle tracking in high energy physics experiments. The first three versions were designed in different technologies and with different approaches. The versions 4, 5 and 6 of the AM chip have been designed in 65 nm CMOS technology; the AM04 [4] and the two versions of the AM05 [6] are prototypes with small area, designed and characterized to demonstrate the system functionality on silicon.

The next generation of associative memory circuits is already being designed in 28 nm CMOS, for the Phase-II ATLAS upgrade [7].

Table 1. Associative Memory (AM) chips designed

<i>Version</i>	<i>Design approach</i>	<i>Technology</i>	<i>Area</i>	<i>Patterns</i>	<i>Package</i>
1	Full custom	700 nm		128	QFP
2	FPGA	350 nm		128	QFP
3	Std cells	180 nm	100 mm ²	5 k	QFP
4	Std cells + Full custom	65 nm	14 mm ²	8 k	QFP
mini-5	Std cells + Full custom	65 nm	4 mm ²	0,5 k	QFP
5	Std cells + Full custom + IP blocks		12 mm ²	3 k	BGA
6	Std cells + Full custom + IP blocks	65 nm	168 mm²	128 k	BGA

3.1 AM working principle

The AM chip receives the data from the Data Formatter, which organizes the information from the detector layers, by spatially grouping the “hit” signals due to colliding particles.

The AM receives the data from 8 detector layers in parallel at the input. Each set of 8 hits is a “pattern”, which is compared with the contents of the memory. When one of the hits matches the memory content, the matching result is stored into a Flip-flop (FF); a “majority” logic compares the number of matched layers with the desired threshold, which can be set to 8, 7, or 6 layers for normal operation. If the number of matching layers is larger or equal to the threshold, a “priority encoder” reads the matched address, and sends it to the output. Figure 2 shows a block diagram of the AM06 chip. The chip can also receive matching patterns from other chips, interconnected in a daisy-chain configuration; this feature is useful to simplify the interconnections at the board level.

The AM06 makes use of ‘don’t-care’ bits, to implement a ternary logic (1, 0 and X), where the ‘X’ logic value is employed to implement variable resolution patterns, as described in [8].

Figure 2. AM06 main logic blocks and datapaths.

Figure 3. The designed full custom cell: (a) XORAM schematic diagram; (b) XORAM layout in 65 nm CMOS; (c) 18-input NOR schematic diagram.

Figure 4. Layout of the 18 bit AM layer.

3.2 AM06 design constraints

The major issues in the design of the AM06 chip were: (i) the large silicon area required to store patterns, that could result in a low yield; (ii) the need for serial links operating at 2 Gbit/s, to reduce I/O signal congestion at board level; and (iii) the upper limit on the maximum power, which should not exceed 250 W per AM board, because this value corresponds to the maximum capability of the rack cooling system, and we are fitting 8 k AM chips in 8 VME crates.

The chip was designed to meet these constraints: (i) to guarantee the usability of chips with localized faults, each memory block can be set off-line, so that a defective chip can still be used with a reduced capability (e.g., with 63, or 62, or even less working blocks, instead of 64); (ii) to convert high-speed serial data into parallel data and vice-versa, we employed serializer/deserializer IP blocks provided by Silicon Creation, which use low-voltage differential signalling (LVDS) and the standard 8b/10b encoding; (iii) to reduce power, a dedicated AM cell has been designed.

3.3 The 18-bit memory layer

The new AM cell, called XORAM (= XOR + RAM), is made of a 6T SRAM cell merged with an XOR gate [9]. Figures 3(a) and 3(b) illustrate the schematic diagram and the layout of the XORAM cell in a 65 nm CMOS technology, respectively. The area of the single AM cell is $2.17 \mu\text{m} \times 1.48 \mu\text{m}$. The XORAM cell has a low power consumption: about 1 fJ/bit per comparison.

The memory array is organized in layers; each layer has 18 bit (15 bit of data + 3 optional ‘don’t-care’ bits for variable resolution), and identifies a group of neighbouring pixels (a “super-strip”). An 18-input NOR cell, shown in figure 3(c), provides a ‘1’ at the output (O) when all the input bits ($I<17>$, ..., $I<0>$) match.

Figure 4 shows the layout of one layer, which contains 18 XORAM cells and a 18-bit NOR gate. The area of the layer is $50.8 \mu\text{m} \times 1.48 \mu\text{m}$.

Figure 5. Floorplan of the AM06 chip and detail of a 2 k pattern memory block.

Table 2. AMchip06 supply voltages.

Name	Domain	Voltage (V)
V_{DDH}	SERDES I/O	2.5
V_{DDA}	SERDES Core	1.2
$V_{DD,SERDES}$	SERDES Std Cells	1.2
$V_{DD,BGREF}$	BandGap Reference	2.5
$V_{DD,LVDS}$	Clock LVDS	2.5
$V_{DD,IO}$	Single-ended I/O	2.5
$V_{DD,CORE}$	Core Std Cells + AM	1.0 to 1.2

3.4 AM06 layout

The AM06 size is 14.674 mm $\times$ 11.434 mm, for a total silicon area equal to 168 mm². Figure 5 (left) shows the chip floorplan. The SERDES blocks for the 2 Gbit/s serial links are located in the central upper part of the chip. The JTAG signals enter into the chip from the bottom side, and the JTAG interface is located in vertical strip in the central part of the chip. The small circles in figure 5 are the 1178 bumps which connect the flipped chip to the package substrate. The 64 memory arrays occupy the largest portion of the AM06 area. The right part of figure 5 shows the layout of a single memory array, which can store 2048 patterns.

The AM06 contains 421 million transistors, and it can perform bitwise comparisons at a rate of 1.88 Pbit/s. Table 2 summarizes the seven separate supply voltages of the AM06.

3.5 Package and current consumption

The AM06 has been packaged into an HFC-BGA (High-performance Flip Chip Ball Grid Array). The package, shown in figure 6, has 529 balls on the external side of the substrate, arranged in a 23 $\times$ 23 array. Most of the balls and of the bumps are used for power and ground interconnections, to reduce the values of parasitic inductances and resistances in series to ground and power supplies.

The power consumption of the AM06 is a critical issue: the current can reach up to 2.5 A per chip in normal operation mode (i.e., in comparison mode). Therefore, a special effort was spent to carefully design the package substrate and the printed circuit boards.

Figure 6. Packaged AM06 chips.

Figure 7. AM06 test system: (a) top view without box cover; (b) closed box with only the ZIF socket accessible.

4 The AM06 test setup

The test setup, illustrated in figure 7, is made of an FPGA evaluation board from HiTechGlobal (the red board in figure 7(a)), and a custom board equipped with a zero-insertion-force (ZIF) BGA Ironwood Electronic Clamshell socket (the green board in figure 7(a)). The test system is placed into a box which leaves only the ZIF socket accessible to the operator, to prevent accidental modifications of the test board configuration switches when changing the device under test (figure 7(b)).

The test board contains many capacitors, in order to limit the voltage drop when the AM06 switches to the ‘compare’ operation mode. Figure 8 shows a detail with the capacitors.

A computer-based test procedure performs the test of one chip in about 2 min.

5 Measurements

Figure 9 shows the measured eye diagram with LVDS serial data at 2 Gbit/s on one serial link. From the measurement, the jitter is about 25 ps.

The most critical situation occurs when the AM06 operation switches between the ‘write’ mode and the ‘compare’ mode: the AM core average current rises from 0.1 A to 2.2 A in about 0.1 ns, and current peaks are synchronous with the 100 MHz clock rising edge. The current pulses

Figure 8. Decoupling capacitors on the test board: (a) electrolytic capacitors on the top side; (b) ceramic capacitors on the bottom side.

Figure 9. Measured eye diagram on a 2 Gbit/s serial link.

Figure 10. Measured ripple of the $V_{DD,CORE}$ voltage.

- 1 produce a ripple on the $V_{DD,CORE}$ voltage, which could affect the correct operation of the circuit.
- 2 The filtering capacitances limit the ripple value to about ± 50 mV on the test board, close to the
- 3 socket (figure 10).
- 4 To reduce further the problems due to the supply voltage ripple, we are operating the AM06
- 5 chips with $V_{DD,CORE} = 1.1$ V, instead of the minimum design value of 1.0 V.

6 Conclusion

The AM06 has been successfully designed and fabricated. The prototypes are working and no redesign is needed. Tests on the samples from the first 9 wafers show a high yield: more than 80 % of chips have no defects.

The current consumption is critical; a special care is needed in package and board design.

The industrial test setup is ready for production.

Acknowledgments

LPNHE gratefully acknowledges the support from the ANR project ANR-13-BS05-0011.

References

- [1] ATLAS Collaboration, *Letter of intent for the Phase-I upgrade of the ATLAS experiment*, CERN-LHCC-2011-012 / LHCC-I-020, (2011).
- [2] ATLAS Collaboration, *The ATLAS experiment at the CERN Large Hadron Collider*, *JINST* **3** (2008) S08003.
- [3] V. Cavaliere et al., *Design of a hardware track finder (Fast Tracker) for the ATLAS trigger*, *JINST* **11** (2016) C02056.
- [4] A. Andreani et al., *The AMchip04 and the processing unit prototype for the FastTracker*, *JINST* **7** (2012) C08007.
- [5] M. Dell’Orso and L. Ristori, *VLSI structures for track finding*, *Nucl. Instrum. Meth. A* **278** (1989) 436–440.
- [6] A. Andreani et al., *The associative memory serial link processor for the Fast TracKer (FTK) at ATLAS*, *JINST* **9** (2014) C11006.
- [7] A. Annovi et al., *A XOR-based associative memory block in 28 nm CMOS for interdisciplinary applications*, in *Proc. Int. Conf. on Electronics, Circuits and Systems (ICECS)*, Thessaloniki, Greece, (2015), 392–395.
- [8] A. Annovi et al., *A new variable-resolution associative memory for high energy physics*, in *Proc. IEEE Int. Conf. on Advancements in Nuclear Instrumentation Measurement Methods and their Applications (ANIMMA)*, Ghent, Belgium, (2011).
- [9] L. Frontini et al., *A new XOR-based Content Addressable Memory architecture*, in *Proc. Int. Conf. on Electronics, Circuits and Systems (ICECS)*, Seville, Spain, (2012), 701–704.