The Compact Muon Solenoid Experiment

Conference Report

Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland

28 October 2016 (v2, 25 November 2016)

Readout electronics and test bench for the CMS Phase I pixel detector

Riccardo Del Burgo for the CMS Collaboration

Abstract

The present CMS pixel detector will be replaced with an upgraded pixel system during the LHC extended technical stop in winter 2016/2017. The CMS Phase 1 pixel upgrade combines a new pixel readout chip, which minimizes detection inefficiencies, with several other design improvements to maintain the excellent tracking performance of CMS at the higher luminosity conditions foreseen for the coming years. The upgraded detector features new readout electronics which require detailed evaluation. For this purpose a test stand has been setup, including a slice of the CMS pixel DAQ system, all components of the upgraded readout chain together with a number of detector modules. The test stand allows for detailed evaluation and verification of all detector components, and is also crucial to develop tests and procedures to be used during the detector assembly and the commissioning and calibration of the detector. In this talk the system test and its functionalities will be described with a focus on the tests performed for the barrel pixel detector. Furthermore, the assembly and integration of the readout electronics for the final detector system will be presented.

Presented at *PIXEL2016 International Workshop on Semiconductor Pixel Detectors for Particles and Imaging*

Readout electronics and test bench for the CMS Phase I pixel detector

Riccardo Del Burgo ¹

*Physik-Institute der Universität Zürich,
Building 16, Winterthurerstrasse 190 80057 Zürich, Switzerland*

E-mail: delburgo@physik.uzh.ch

ABSTRACT: Abstract: The present CMS pixel detector will be replaced with an upgraded pixel system during the LHC extended technical stop in winter 2016/2017. The CMS Phase I pixel upgrade combines a new pixel readout chip, which minimises detection inefficiencies, with several other design improvements to maintain the excellent tracking performance of CMS at the higher luminosity conditions foreseen for the coming years. The upgraded detector features new readout electronics which require detailed evaluation. For this purpose a test stand has been set up, including a slice of the CMS pixel DAQ system and all components of the upgraded readout chain together with a number of detector modules. The test stand allows for detailed evaluation and verification of all detector components, and is also crucial to develop tests and procedures to be used during the detector assembly and the commissioning and calibration of the detector. In this paper the system test and its functionalities will be described with a focus on the tests performed for the barrel pixel detector. Furthermore, the assembly and integration of the readout electronics for the final detector system will be presented.

KEYWORDS: Keywords: Front-end electronics for detector readout; Particle tracking detectors (Solid-state detectors) .

¹On behalf of the CMS collaboration

Contents

1	CMS phase I pixel detector upgrade	1
1.1	Current detector and upgrade motivation	1
1.2	CMS phase I pixel detector design	1
2	Readout electronics and supply tubes	3
2.1	Test stand and testing procedure description	3
2.2	Testing the data transmission	4
2.3	Testing the module programming and communications	5
2.4	Testing the trigger distribution, measuring the trigger delay	5
3	Conclusion	6

1 CMS phase I pixel detector upgrade

1.1 Current detector and upgrade motivation

CMS [1] is a general purpose detector at the LHC collider at CERN. It consists of different sub-systems, each designed to perform a specific task. The innermost of them is the tracking sub-system, comprising the silicon strip detector and the pixel detector, which is the closest to the beam pipe. The purpose of the pixel system is to provide spatial information with high resolution close to the interaction point (IP) [2]. The chosen technology to work in such a harsh environment is silicon pixel detectors. The current pixel detector layout consists of three concentric layers for the barrel region and two disks for each of the forward regions with a total of 66 million channel. The pixel size is $100 \times 150 \mu\text{m}^2$ in the $r\phi \times z$ directions. The pixel detector achieved excellent performance during the first run of the LHC. In 2015 LHC reached 13 TeV centre of mass energy and a luminosity above the design value of $1.0 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$, while the plan is to double the luminosity before the year 2022 [2]. The current pixel detector has not been designed to run at such a high level of luminosity and pile-up. By the end of 2016 there will be a technical shut down. In this period the new pixel detector will be installed to maintain the excellent level of performance under the new conditions [3].

1.2 CMS phase I pixel detector design

The main goals of the CMS phase I pixel detector upgrade are to cope with the higher instantaneous luminosity and pileup ¹ and to maintain the performance of the detector during the years to come. To achieve these goals the new pixel detector will improve different aspects of the current one. The new detector layout is shown in Figure 1. It consist of four concentric layers for the barrel region and three disks for each of the forward regions with a total of 124 million channels. The core of the

¹The pileup is the number of simultaneous events inside the detector.

Figure 1. The phase I pixel detector upgrade. In the left figure both the current and upgraded detector layout are shown. On the right the new pixel detector with four barrel layers and six forward disks is visible.

detector are the pixel modules, shown in Figure 2. The silicon sensor technology is unchanged but a new faster digital readout combined with an increased buffer size will drastically reduce dead time and inefficiencies. In Figure 2 the main components of the pixel module are shown. The sensor is bump-bonded to 16 readout chips (ROC). The readout chips read and buffer the data stream. When a trigger signal is sent, the token bit manager (TBM) sends a token to the ROC and the data stream starts. The high density interconnect (HDI)² assures 400 Mbit/s data stream readout. The innermost layer is closer to the new beam pipe which features a smaller diameter, while the outermost layer is further away. This new configuration will improve the impact parameter resolution and track reconstruction while providing robust track seeding at large pileup. The material budget of the new detector is reduced thanks to different improvements. The readout electronics is located at higher pseudorapidity, the ultra light mechanical support structure and the CO₂ cooling system will reduce the multiple scattering inside the active area of the detector, improving the precision of track vertex reconstruction.

Figure 2. Pixel module for the pixel phase I detector upgrade. The silicon sensor is bump-bonded to the readout chip (ROC). The token bit manager (TBM) controls the digital data stream and starts the readout when a trigger signal is received. The HDI readout bandwidth is 400 Mbit/s.

² HDI is the abbreviation for High Density Interconnect. HDI PCB is defined as a PCB with a higher wiring density per unit area than conventional PCB.

Figure 3. The supply tubes host the readout electronics and the connections necessary to control the modules, and supply the cooling and the power. Each supply tube is divided into eight sectors, each one of them connected to up to 39 modules distributed on the four different detector layers. On the right the diagram of the supply tube shows the electronic devices and the communication scheme.

2 Readout electronics and supply tubes

The services for the new pixel detector are hosted by two different structures for the forward and barrel detectors which improves the reliability of the whole system. The barrel pixel readout electronics is mounted on four half cylinders or supply tubes as shown in Figure 3. The supply tubes host the readout electronics and the connections necessary to control the modules and supply the cooling and the power. Each supply tube is divided in eight sectors, each one of them connected to up to 39 modules distributed on the four different detector layers. The modules are connected to the supply tube using cables and connector boards. In Figure 3 a diagram of the readout system is shown. The diagram can be divided into three main columns, corresponding to the trFEC (tracker Front End Controller), the pxFEC (pixel Front End Controller) and pxFED (pixel Front End Driver). These devices are located in the counting room and connected to the supply tube by optical fibres. Each of these devices plays a different role: the pxFED reads out the digital data stream, the trFEC programs and controls the electronics on the supply tube, and the pxFEC programs and controls the modules.

2.1 Test stand and testing procedure description

The upgraded detector readout electronics requires detailed evaluation. For this purpose a test stand has been setup, shown in Figure 4, including a slice of the CMS pixel DAQ system, all components of the digital readout chain and a number of detector modules. The bench serves different purposes, which span from testing the individual components of the readout electronics before the assembly of the detector, to the development of new testing procedures and algorithms needed for the commissioning, calibrations and data taking at LHC. The full testing sequence for a fully equipped sector is organised as follows. First we test the communications and programming of each single device on the supply tube, the correct initialisation of the settings and the functionality of the resets. After that a test is performed to evaluate the quality of the optical fibre links and of the

laser emitters. At this point, when all the connections and electronics on the supply tube have been tested, a set of modules is connected to the supply tube. The subsequent set of tests aims to evaluate the quality of the data stream, the programming and the communication with the module. A set of independent tests is performed to check the functionality of the cooling system, power and high voltage distribution. In the following paragraphs the data transmission and module communication tests will be presented in more detail.

Figure 4. The test bench setup at UZH. The setup comprises a set of detector modules, the supply tube electronics and a slice of the DAQ system. The data flow from the module to the digital FED, passing through the cabling, the connector board and the POH, which converts the digital electrical signal into an optical signal.

Figure 5. Left: POH slope distribution for 128 POHs. In red the minimum bias threshold is shown. Right: POH bias scan curves for clean connection (black line) and bad connection (red line).

2.2 Testing the data transmission

This test aims to check the functionality of the Pixel Opto Hybrid (POH) laser, the quality of the optical fibre connections and the performance of the digital data transmission. The digital data stream coming from the module is converted from an electrical to an optical signal by the POH,

as can be seen in the diagram in Figure 3. Each POH hosts four lasers, and the output of each of them can be tuned changing two settings. The bias setting changes the baseline of the signal, while the gain setting controls the amplitude. Fixing the gain and increasing the bias a bias scan is performed measuring the optical output level at the FED receiver. The results for two different cases are shown in Figure 5, right. The optical output level is proportional to the bias setting, as shown by both lines. The plateau is due to the FED receiver saturation. When the connections are dirty the slope degrades, as shown by the red curve. In this case the standard procedure includes cleaning the connections and as last step is the replacement. In Figure 5 the slope distribution for 128 POHs after the cleaning of the connections is shown, with the minimum slope threshold shown in red. If the connection quality is good we perform a data transmission test, in which the digital data sent from the module are analysed and decoded by the pxFED.

2.3 Testing the module programming and communications

The pxFEC controls and programs the pixel module using a modified I²C protocol running at 80 Mbps. To be able to communicate, it is necessary to adjust the phase delay between the clock and the communication lines. This is done acting on the Delay25, a CMOS programmable delay. Two different channels with independent delay settings are used to program the module (SDA) and to read back its status (RDA). The test procedure consists of sending a programming instruction to the module and read back the status of the module. The result is shown in Figure 6, left, which shows a two dimensional scan for all the possible settings of the SDA-RDA delay and in red the good settings that allow the communication with the module. This test also verifies the correct clock distribution, since without no communication with the module is possible.

Figure 6. Left: RDA-SDA scan, in red the settings that allow to program the module. Right: trigger delay distribution (measured minus simulated), before the final tuning, for 28 boards with 12 connectors, in red the connectors for which the delay difference is more than 500 ps.

2.4 Testing the trigger distribution, measuring the trigger delay

After testing the communication with the module we proceed to check the trigger delay and distribution. A register of the TBM is dedicated to monitor the trigger count. Sending triggers to the module and reading back this register allows to check the trigger distribution. The trigger signal delay among different modules is carefully tuned depending on the module layer, the pseudo-rapidity and cable length. It is measured and compared to the value expected from simulation, then

if necessary an adjustable delay is added to set the overall delay within a tolerance of 500 ps. The delay distribution obtained using an oscilloscope is shown in Figure 6, right. The spread is due to the intrinsic difference between different boards. The figure shows the difference of the measured and the expected trigger delay distribution for 28 boards with 12 connectors before the final tuning, in red are the connectors for which the delay difference is more than 500 ps.

3 Conclusion

The pixel phase I upgrade is designed to maintain the current excellent performance at increased luminosity. A test setup has been built to allow a smooth and reliable testing procedure before the final installation, with a number of different tests for all the elements of the readout chain. The testing is ongoing and until now the performance of the tested electronics matches the expected standard with a low rejection rate and an excellent resiliency to handling.

References

- [1] CMS Collaboration, *The CMS experiment at the CERN LHC*, **JINST 3 S08004** (2008)
- [2] CMS Collaboration, *The CMS tracker system project: technical design report*, **CERN-LHCC-98-006** (1998)
- [3] G. Apollinari et al., *High-Luminosity Large Hadron Collider (HL-LHC): Preliminary Design Report*, **CERN-2015-005** (2015)
- [4] CMS Collaboration, *CMS Technical Design Report for the Pixel Detector Upgrade*, **CERN-LHCC-2012-016, CMS-TDR-011, FERMILAB-DESIGN-2012-02** (2012) .