AIDA-2020

Advanced European Infrastructures for Detectors at Accelerators

Presentation

Test results of the CHIPIX65 asynchronous front-end for the HL-LHC experiment upgrades

Gaioni, Luigi; De Canio, Francesco; Manghisoni, Massimo;
Ratti, Lodovico; Re, Valerio; Traversi, Gianluca

23 October 2017

The AIDA-2020 Advanced European Infrastructures for Detectors at Accelerators project has received funding from the European Union's Horizon 2020 Research and Innovation programme under Grant Agreement no. 654168.

This work is part of AIDA-2020 Work Package 4: **Micro-electronics and interconnections.**

The electronic version of this AIDA-2020 Publication is available via the AIDA-2020 web site <http://aida2020.web.cern.ch> or on the CERN Document Server at the following URL:
<http://cds.cern.ch/search?p=AIDA-2020-SLIDE-2018-013>

Test results of the CHPIX65 asynchronous front-end for the HL-LHC experiment upgrades

L. Gaioni^{a,c}, F. De Canio^{b,c}, M. Manghisoni^{a,c}, L. Ratti^{b,c}, V. Re^{a,c}, G. Traversi^{a,c}

^aUniversità di Bergamo

Dipartimento di Ingegneria e Scienze Applicate

^bUniversità di Pavia

Dipartimento di Ingegneria Industriale e dell'Informazione

^cINFN

Sezione di Pavia

2017 IEEE NUCLEAR SCIENCE
SYMPOSIUM AND MEDICAL
IMAGING CONFERENCE

24TH SYMPOSIUM ON ROOM-TEMPERATURE X- AND GAMMA-RAY DETECTORS

ATLANTA, GEORGIA

21 Oct–28 Oct 2017 | Hyatt Regency, Atlanta

Supported by the H2020
project AIDA-2020, GA no.
654168.
<http://aida2020.web.cern.ch/>

Motivation

- Development of an analog front-end in a 65 nm CMOS **mixed-signal chip for readout of high granularity silicon pixel sensors** for **particle tracking** in the innermost layers of ATLAS and CMS at HL-LHC: the international RD53 collaboration and the INFN CHIPIX65 group
- **Demanding specifications for noise, threshold dispersion, minimum threshold, power dissipation, area, tolerance to extremely high levels of ionizing radiation,...**
- This paper will discuss one of the proposed solutions for the front-end: **an asynchronous analog pixel cell with continuous time charge sensitive preamplifier and discriminator for ToT-based A/D conversion, local DAC for threshold adjustment**
- This front-end was integrated in single channel prototypes, in the CHIPIX65 demonstrator and in the RD53A large scale demonstrator: discussion of test results available so far

The CHIPIX65 demonstrator chip

64x64 matrix, $50 \times 50 \mu\text{m}^2$ pixel

- Multiple analog front-ends
- 5-bit ToT signal digitization
- Minimum threshold $< 600 e^-$, In-time threshold $< 1200 e^-$
- Noise $\sim 100 e^-$ rms with no sensor connected
- 2x2 Analog Islands on 4x4 pixel region digital architecture
- FE & IP-blocks developed in RD53

"Analog island" concept

INFN (Bari, Lecce,
Milano, Padova,
Pavia, Perugia, Pisa
and Torino)

Atlanta, October 23, 2017

The CHIPIX65 demonstrator chip and its two analog front-ends

- The CHIPIX65 demonstrator served the goal of testing design solutions (analog and digital) on a small-scale 65 nm CMOS chip, allowing for a performance evaluation before the integration of the large scale RD53A chip
- Two different analog front-end architectures were integrated in the pixel cells of the CHIPIX65 chip:
 - a **synchronous** one with an autozero comparator (Torino)
 - an **asynchronous** one (Bergamo/Pavia) implementing a linear pulse amplification in front of the discriminator, which compares the pulse to a threshold voltage (locally adjusted by a DAC)
- Both front-ends were designed according to RD53A requirements, among which the capability of operating at a minimum threshold of 600 e^- , with a power consumption not exceeding $4\text{ }\mu\text{W}$ in a silicon area of $35\text{ }\mu\text{m} \times 35\text{ }\mu\text{m}$

The asynchronous analog front-end in the CHPIX65 demo chip

- **Single amplification stage** for minimum power dissipation
- **Krummenacher feedback** to comply with the expected large increase in the detector leakage current
- High speed, low power **current comparator**
- **4 bit local DAC** for threshold tuning
- **In-pixel calibration circuit**

- **30000 electrons** maximum input charge, ~450 mV preampli output dynamic range
- Selectable gain and recovery current
- Overall **current consumption**: $\sim 4 \mu A$

Layout of the asynchronous analog cell

- Analog FE in DNW
- Local routing
M1, M2, M3

M3 pins to
Digital FE

35 μm

Experimental results: threshold dispersion and noise

- All pixels tested and fully working
- ≈ 400 e rms untrimmed threshold dispersion
- **ENC ≈ 90 e rms before irradiation**
- per-pixel DAC codes extracted from untrimmed S-curves using a set of ROOT macros and then loaded into the chip
- **≈ 45 e rms trimmed threshold dispersion**, in good agreement with CAD simulations

Threshold dispersion at the minimum threshold setting $Q_{th} \approx 600$ electrons

■ Threshold dispersion about 50 e rms at a 600 electrons threshold.

The capability of operating at low threshold settings is demonstrated

Time-over-Threshold linearity as a function of the input charge

- ToT as a function of the injected charge for a single pixel of the matrix
- very good linearity for the 5-bit ToT, corresponding to a constant current discharge of the preamplifier feedback capacitor (also at relatively small input charges)

Irradiation tests up to 500 Mrad TID: single channels

- Prototypes of the front-end exposed to 3 MeV protons and to 10 keV X-rays (room T)
- The analog channel remains fully functional up to 500 Mrad TID; moderate noise increase is due to $1/f$ noise degradation in preamplifier input device

Irradiation tests up to 630 Mrad: the CHIPIX65 demo chip

CHIPIX65 demonstrator chip with the Pavia/Bergamo front-end exposed to 10 keV X-rays up to 630 Mrad

- 1 sample irradiated with X-rays at Padova INFN at **room temperature**
- Chip biased at nominal operating conditions
- 350 krad/h dose rate for TID < 15 Mrad
- 3.5 Mrad/h dose rate for TID ≥ 15 Mrad
- **chip fully-functional at 630 Mrad TID and one week room temperature annealing (need to restore operation of digital readout)**

Irradiation tests up to 630 Mrad: the CHIPIX65 demo chip

- Threshold trimming performed @ 1Mrad, 95 Mrad, 402Mrad and 630 Mrad
- **After trimming, the threshold dispersion does not exceed about 80 e rms even at the highest TID values**

Irradiation tests up to 630 Mrad: the CHIPIX65 demo chip

- Optimizing threshold dispersion (630 Mrad, 3 weeks annealing at room T) may also require an adjustment of the threshold DAC dynamic range

Irradiation tests up to 630 Mrad: the CHIPIX65 demo chip

- Average ToT evaluated at 2k, 16k and 30k electrons

Tests with 3D pixel sensors

- bump-bonding performed at SLAC with FBK 3D pixel sensors (2016 wafers) (acknowledgements to G.F. Dalla Betta and M. Meschini, and to INFN Torino group)
- sample prototypes coupled to both $50\text{ }\mu\text{m} \times 50\text{ }\mu\text{m}$ and $25\text{ }\mu\text{m} \times 100\text{ }\mu\text{m}$ pixels; sensor capacitance of about 50 fF (+ about 50 fF from parasitics associated with bumps)
- Test results with sources and particle beams coming soon

Front-end integration in RD53A

RD53A is intended to demonstrate in a large format IC (20x11.8 mm²) the suitability of the chosen 65nm CMOS technology for HL-LHC upgrades of ATLAS and CMS

RD53A integrates an improved version of the
CHIPIX asynchronous front-end:

- Isolation strategy: two DNWs (analog+digital) in RD53A / only analog FE in DNW in CHIPIX65
- Dedicated Krummenacher power supply $\rightarrow$ ToT less sensitive to voltage drop on power supply lines
- Threshold tuning implemented at the transcon output node $\rightarrow V_{TH}$ less sensitive to temperature
- Increased charge sensitivity $\rightarrow$ improved threshold dispersion performance
- Analog inverters for most of the configuration improved digital noise immunity
- In-pixel protection diodes for most of the analog

Conclusions

- Test results confirm that the proposed continuous-time analog front-end complies with the specifications set by RD53, in view of the development of 65 nm CMOS readout pixel chips for the innermost detector layers of ATLAS and CMS (radiation tolerance, noise, stable low threshold operation)
- Looking forward to testing the analog front-end integrated in the large scale demonstrator chip RD53A (to be delivered in November) and in an upgraded version of the CHIPX65 demo chip
- Choose the best way forward (also for the analog front-end) for the next step: the design of the actual chip for the HL-LHC experiments

Backup slides

RD53A specifications [CERN-RD53-PUB-15-001]	
<i>Technology</i>	65 nm CMOS
<i>Pixel size</i>	50 x 50 μm^2
<i>Pixels</i>	192 x 400 = 76800 (50% of production chip)
<i>Detector capacitance</i>	< 100fF (200fF for edge pixels)
<i>Detector leakage</i>	< 10nA (20nA for edge pixels)
<i>Detection threshold</i>	< 600e ⁻
<i>In-time threshold</i>	< 1200e ⁻
<i>Noise hits</i>	< 10 ⁻⁶
<i>Hit rate</i>	< 3 GHz/cm ² (75 kHz avg. pixel hit rate)
<i>Trigger rate</i>	Max 1 MHz
<i>Trigger latency</i>	12.5 μs
<i>Hit loss at max hit rate (in-pixel pile-up)</i>	$\leq 1\%$
<i>Charge resolution</i>	≥ 4 bits ToT (Time over Threshold)
<i>Readout data rate</i>	1-4 links @ 1.28Gbits/s = max 5.12 Gbits/s
<i>Radiation tolerance</i>	500Mrad, 1×10^{16} 1Mev eq. n/cm ² at -15 °C
<i>SEU affecting whole chip</i>	< 0.05/hr/chip at 1.5GHz/cm ² particle flux
<i>Power consumption at max hit/trigger rate</i>	< 1W/cm ² including SLDO losses
<i>Pixel analog/digital current</i>	4 μA / 4 μA
<i>Temperature range</i>	-40°C ÷ 40°C

Schematics

Preamplifier

Comparator

- Gain stage based on a **folded cascode** configuration ($\sim 3 \mu\text{A}$ absorbed current) with a regulated cascode load

- Low power, **fast discriminator** ($\sim 1 \mu\text{A}$ absorbed current) including G_m stage and a transimpedance amplifier providing a low impedance path for fast switching

65 nm NMOSFETs - up to 600 Mrad low current density

- Moderate $1/f$ noise increase, no increase in the white noise region is detected
- The behavior as a function of the current density is different at high TID, as compared to 10 Mrad
- At 200 Mrad (and even 600 Mrad), at low I_D $1/f$ noise increase with respect to pre-irradiation values is smaller than at 10 Mrad

Ionizing radiation effects on the signal-to-noise ratio in a pixel readout channel

The noise data reported here can provide the basis to **estimate the performance of an analog front-end for pixel detectors at extremely high TID**

Even at a signal peaking time of 25 ns, radiation-induced 1/f noise increase has an **effect** in the bandwidth of an analog channel (input transistor operates at very small I_D , in the low current density region)

Using realistic parameters for 65nm CMOS pixel front-end prototypes developed in the frame of RD53, a 15 - 20% ENC increase (from 120 to 140 e rms at 100 fF C_D) can be predicted, which is consistent with measurements on irradiated chips

Noise voltage spectrum of NMOS, $W/L = 5/0.13$, before irradiation and at 600 Mrad TID, calculated using data from measurements

Transfer function of a shaperless front-end with 25 ns peaking time superimposed to the spectra