TELL1: a common readout board for LHCb¹

Federica Legger, Aurelio Bay, Guido Haefeli, Laurent Locatelli

Laboratory for High-Energy Physics, EPF Lausanne

Abstract

LHCb is one of the four experiments currently under construction at LHC (Large Hadron Collider) at CERN, and its aim is the study of b-quark physics [1]. LHCb trigger strategy is based on three levels, and will reduce the event rate from 40 MHz to a few hundred Hz [2]. The first two levels (L0 and L1) will use signals from some part of the detector in order to take fast decisions, while the last one, called High Level Trigger (HLT), will have access to the full event data. An "off detector" readout board (TELL1) has been developed and will be used by the majority of LHCb subdetectors. It will take L0 accepted data as input, and output them to L1 Trigger and HLT after data processing which includes event synchronization, L1 Trigger pre-processing and zero suppression, L1 buffering, and HLT zero suppression.

¹Presented at the 10th Vienna Conference on Instrumentation, Vienna, Austria, February 16-21, 2004 Proceedings submitted for publication in Nuclear Instruments and Methods A

Contents

1	Introduction	2
2	Readout scheme	3
2.1	L1 zero suppression and preprocessing	3
2.2	L1 buffering	3
2.3	HLT zero suppression	4
2.4	Timing and control interfaces	4
2.5	Event building network	4
3	Conclusions	5

1 Introduction

LHCb trigger scheme is presented in fig. 1. In a first time, only the VERTex LOcator (VELO) detector data should have been used by the L1 trigger. Moreover the former high cost of optical links drove several sub-detectors to the decision of placing the L1 electronics into the cavern close to the detector. However in the last few years the LHCb detector has been re-optimized [3] and signals from the first two Silicon Tracker (ST) stations have been added to the L1 data. Other ST stations and the Muon chambers data could also be added in the next months. This led to the development of a common readout board, TELL1, to be placed in the counting room, 100m. away from the detector (to allow the use of standard, not rad-hard, components). To cope with the different needs of each sub-detector, two different link system (optical and analog) will be used by LHCb for the readout of the frontend electronics. TELL1 accepts as input either 24 x 1.6 Gbit/s high speed optical links or 64 x analog copper links. The interface to L1 and HLT is provided by four Gigabit Ethernet links. After several studies, an FPGA architecture has been chosen for TELL1, to allow the adaptation to sub-detector specific data processing. A common framework for the FPGA firmware can be employed to implement all on-board interfaces.

Figure 1: LHCb trigger scheme overview.

2 Readout scheme

Dataflow on TELL1 is presented in fig. 3. Data coming from L0 electronics are first synchronized, event identification and error-checking are performed, then the dataflow is split [5]. On one hand, L1 zero suppression is applied, hits are found and clusters are formed. Event fragments are then linked and sent to the L1 PC farm. On the other hand, raw data is stored in the L1 buffer during L1 latency and, if the event is accepted, zero suppressed and sent to HLT.

2.1 L1 zero suppression and preprocessing

Pedestal subtraction, faulty channel masking, common mode suppression [4], hit detection, cluster encoding and encapsulation are performed by PP-FPGAs at L0 accept rate (1.1 MHz). For derandomization large on-chip buffers are inserted in the data stream. Data from all PP-FPGAs are linked via parallel point-to-point connection on the SyncLink-FPGA.

2.2 L1 buffering

A 52.4 ms L1 latency corresponds to 58254 events to be stored in DDR SDRAM requiring a buffer size of 96MB. The memories are operated at a frequency of 120MHz, to obtain a write bandwidth of 11.5 Gbit/s.

Figure 2: A picture of TELL1.

2.3 HLT zero suppression

Once a L1 accept is received, the corresponding event is read from the L1 buffer, sent to the SyncLink-FPGA for zero suppression, linking and Ethernet framing.

2.4 Timing and control interfaces

The LHC clock, event identification and synchronization signals, L0 and L1 triggers are provided by an optical fiber transmission system (TTC) [7], while a slow control interface common to the LHCb experiment (ECS) is used for configuration, control and monitoring of the on-board chips.

2.5 Event building network

The network interface implemented on TELL1 is IP over Gigabit Ethernet. To optimize the network performance several events are packed into one MEP (Multi Event Packet), allowing moderate packet rates of 40 to 50 KHz. The number of events per MEP can be adjusted for optimal packet size (1 Ethernet frame per MEP).

Figure 3: TELL1 Dataflow.

3 Conclusions

An FPGA readout board has been developed and will be used by the majority of LHCb detectors. It complies with LHCb L1 electronics requirements [8]. Two boards have already been produced and are currently under test. Most of the needed firmware has already been written and tested with previous prototypes of TELL1.

References

- [1] LHCb Collaboration, Amato, S. *et al.*, "Technical Proposal", CERN-LHCC/98-4.
- [2] Antunes Nobrega, R. *et al.* (LHCb collab.), "LHCb trigger system technical design report", CERN/LHCC 2003-031, LHCb TDR 10, September 2003.
- [3] Antunes Nobrega, R. *et al.* (LHCb collab.), "LHCb reoptimized detector (design and performance) technical design report", CERN/LHCC 2003-030, LHCb TDR 9, September 2003.
- [4] Bay, A. *et al.* "LHCb VeLo Off Detector Electronics Preprocessor and Interface to the Level 1 Trigger", LHCb Note **2001-043**.
- [5] Haefeli, G. *et al.* "TELL1: Specification for a common read out board for LHCb", LHCb note 2003-007 (2003).
- [6] Haefeli, G. *et al.* "TELL1: a common data acquisition board for LHCb", LECC 2003 proceedings (2003).
- [7] TTC - Timing, Trigger and Control Systems for the LHC, [<http://ttc.web.cern.ch/TTC/intro.html>].
- [8] J. Christiansen, "Requirements to the L1 front-end electronics", LHCb Note **2001-127**.