CERN Accélérateur de science

CERN-wide meetings, trainings and events

Derniers ajouts:
2024-06-19
14:44
Probing new signatures for semi-visible jets at the LHC / Cazzaniga, Cesare Tiziano (speaker) (ETH Zurich (CH))
The Hidden Valley scenario consists of a set of models where the Standard Model is accompanied by a Hidden Sector and connected with it via a heavy mediator or a weak coupling. If realised in nature, the Hidden Valley scenario may result in unusual and little-studied phenomena at the LHC. [...]
2024 - 0:21:55. Workshops; Roadmap of Dark Matter models for Run 3 External links: Talk details; Event details In : Roadmap of Dark Matter models for Run 3

Notice détaillée - Notices similaires
2024-06-19
14:44
Foundation Models as a new tool to uncover the dark sector? / Birk, Joschka (speaker) (Hamburg University (DE))
2024 - 0:17:15. Workshops; Roadmap of Dark Matter models for Run 3 External links: Talk details; Event details In : Roadmap of Dark Matter models for Run 3

Notice détaillée - Notices similaires
2024-06-19
14:44
SIFTing for dark shower signals / Shepherd, William (speaker)
I present ongoing work seeking to identify the presence of dark shower phenomena in otherwise ordinary-seeming jets using jet substructure techniques with a particular focus on the recently-proposed SIFT algorithm. The aim is to explicitly identify the mass scale signature of the dark shower products which then promptly decay back into SM quarks, giving effectively normal-looking SM jets. [...]
2024 - 0:24:15. Workshops; Roadmap of Dark Matter models for Run 3 External links: Talk details; Event details In : Roadmap of Dark Matter models for Run 3

Notice détaillée - Notices similaires
2024-06-19
14:44
Discussion and wrap up / Sinha, Sukanya (speaker) (University of Manchester (GB)) ; Kulkarni, Suchita (speaker) (University of Graz) ; De Cosa, Annapaola (speaker) (ETH Zurich (CH))
2024 - 0:26:05. Workshops; Roadmap of Dark Matter models for Run 3 External links: Talk details; Event details In : Roadmap of Dark Matter models for Run 3

Notice détaillée - Notices similaires
2024-06-19
14:35
Open source formal verification with SymbiYosis / Thoma, Yann (speaker) (HEIG-VD)
Verification of digital systems is an art, and often implemented through testbenches and functional verification. Formal verification is an alternative approach where we describe properties representing the expected behaviour of the system. It allows to prove these properties are fulfilled through assertions. [...]
2024 - 0:32:18. FPGA Developers' Forum (FDF); 1st FPGA Developers' Forum (FDF) meeting External links: Talk details; Event details In : 1st FPGA Developers' Forum (FDF) meeting

Notice détaillée - Notices similaires
2024-06-19
14:34
Assertion-Based Formal Debugging During RTL Development / Engelhardt, N. (speaker) (YosysHQ)
Traditionally, assertion-based formal verification is performed after RTL development is complete, by a separate team of verification engineers, to comprehensively prove conformance of a design. While this provides the highest safety guarantees, it is also a lengthy endeavour. [...]
2024 - 0:32:58. FPGA Developers' Forum (FDF); 1st FPGA Developers' Forum (FDF) meeting External links: Talk details; Event details In : 1st FPGA Developers' Forum (FDF) meeting

Notice détaillée - Notices similaires
2024-06-19
14:34
Automatic code generation for managing the firmware and software for configuration/status registers and memories in the ATLAS Level-1 Central Trigger / Kulinska, Anna Malgorzata (speaker) (CERN)
Large FPGA firmware designs, such as the ones used in the trigger systems of HEP experiments, typically contain many hundreds of configuration/status registers and memories. Managing the required HDL code and software for these can become challenging. [...]
2024 - 0:27:38. FPGA Developers' Forum (FDF); 1st FPGA Developers' Forum (FDF) meeting External links: Talk details; Event details In : 1st FPGA Developers' Forum (FDF) meeting

Notice détaillée - Notices similaires
2024-06-19
14:34
YML2HDL tool / Costa De Paiva, Thiago (speaker) (University of Massachusetts (US))
As the technology advances, FPGA devices become more powerful and enable more complex projects. As a result, developers with diverse backgrounds, including different hardware description languages, are required to work together. [...]
2024 - 0:17:54. FPGA Developers' Forum (FDF); 1st FPGA Developers' Forum (FDF) meeting External links: Talk details; Event details In : 1st FPGA Developers' Forum (FDF) meeting

Notice détaillée - Notices similaires
2024-06-19
14:34
Closing Remarks / Gonnella, Francesco (speaker) (University of Birmingham (GB))
2024 - 0:10:19. FPGA Developers' Forum (FDF); 1st FPGA Developers' Forum (FDF) meeting External links: Talk details; Event details In : 1st FPGA Developers' Forum (FDF) meeting

Notice détaillée - Notices similaires
2024-06-19
14:34
Summary of 1st FDF meeting / Zou, Rui (speaker) (Cornell University (US))
2024 - 0:15:28. FPGA Developers' Forum (FDF); 1st FPGA Developers' Forum (FDF) meeting External links: Talk details; Event details In : 1st FPGA Developers' Forum (FDF) meeting

Notice détaillée - Notices similaires