| Article | |
| Title | A new readout control system for the LHCb upgrade at CERN |
| Author(s) | Alessio, Federico (CERN) ; Jacobsson, Richard (CERN) |
| Publication | 2012 |
| In: | JINST 7 (2012) C11010 |
| In: | Topical Workshop on Electronics for Particle Physics, Oxford, UK, 17 - 21 Sep 2012, pp.C11010 |
| DOI | 10.1088/1748-0221/7/11/C11010 |
| Subject category | Detectors and Experimental Techniques |
| Accelerator/Facility, Experiment | CERN LHC ; LHCb |
| Free keywords | online ; upgrade |
| Abstract | The LHCb experiment has proposed an upgrade towards a full 40 MHz readout system in order to run between five and ten times its initial design luminosity. The entire readout architecture will be upgraded in order to cope with higher sub-detector occupancies, higher rate and higher network load. In this paper, we describe the architecture, functionalities and a first hardware implementation of a new fast Readout Control system for the LHCb upgrade, which will be entirely based on FPGAs and bi-directional links. We also outline the real-time implementations of the new Readout Control system, together with solutions on how to handle the synchronous distribution of timing and synchronous information to the complex upgraded LHCb readout architecture. One section will also be dedicated to the control and usage of the newly developed CERN GBT chipset to transmit fast and slow control commands to the upgraded LHCb Front-End electronics. At the end, we outline the plans for the deployment of the system in the global LHCb upgrade readout architecture. |
| Copyright/License | Publication: (License: CC-BY-3.0) |
Corresponding record in: Inspire
Записът е създаден на 2013-10-10, последна промяна на 2017-05-24
