The SLD VX3 Detector and Its Initial Performance

F. Suenkane
Tohoku University
Sendai 980-77, Japan

Representing the SLD/VX3 Group **
Stanford Linear Accelerator Center, Stanford University, Stanford, CA 94309

Abstract

The SLD collaboration completed construction of a new CCD vertex detector (VX3) in January 1996 and started data taking in April 1996 with the new system. VX3 is an upgrade of the original CCD vertex detector, VX2, which had successfully operated in SLD for three years. VX3 consists of 96 large area CCDs, each having 3.8 million 20µm×20µm pixels. By reducing the detector material and lengthening the lever arm, VX3 is expected to improve the secondary vertex resolution by about a factor of two compared with VX2. The new three-layered structure enables stand-alone tracking without any ambiguity and its extended size along the beam direction improves the polar-angle coverage to |cosθ|<0.85. An overview of this detector system and its initial performance are described.

Presented at the 5th International workshop on Vertex Detectors (Vertex ’96)
Chia, Italy, June 16-21, 1996.

* This work was supported by Department of Energy contracts: DE-FG02-91ER40676 (BU), DE-FG03-93ER40788 (CSU), DE-FG02-92ER40715 (Massachusetts), DE-AC02-76ER03069 (MIT), DE-FG06-85ER02224 (Oregon), DE-AC03-76SF00515 (SLAC), DE-AC02-76ER00081 (Wisconsin), DE-FG02-92ER40704 (Yale); National Science Foundation grant PHY-92-03212 (Washington); the UK Particle Physics and Astronomy Research Council(Brunel and RAL); the Istituto Nazionale di Fisica Nucleare of Italy (Bologna, Ferrara, Frascati, Pisa, Padova, Perugia); and the Japan-US Cooperative Research Project on High Energy Physics (Nagoya, Tohoku).

** SLD/VX3 Group members and institutions are listed after the references.

1. Introduction

The SLD (SLC Large Detector) [1] experiment studies the nature of elementary particles using highly polarized weak neutral bosons, Z's, which are produced by the SLC (SLC Linear Collider). At SLD one of the most important analysis topics is heavy quark physics. Generally heavy quarks from Z° decays decay a few millimeters from their production point and weak asymmetry properties become maximum at the smallest polar angles with respect to the beam line, so precise vertex resolution down to small polar angles is essential to perform high quality heavy quark physics. A very small beam size (2.4µm×2.4µm×0.8µm×700µm×700µm) in conjunction with a small beam pipe radius (r=2.3cm) at SLC make SLD an ideal place to exploit a precise vertex detector. VX3 makes the use of CCDs (Charge Coupled Device). SLD's previous CCD vertex detector, VX2 [2], operated successfully for three years and has produced a number of important physics results [3]. However, it was realized that if we constructed a new vertex detector making use of current technology and our VX2 experience, the quality of the heavy quark physics would substantially improve, in particular the measurement reach for the B° mixing parameter would extend to x̄=15 [4]. Under these circumstances, the SLD group was given approval to construct the new vertex detector, VX3 [5] in March 1994 and finished its construction in January 1996. From April 1996, SLD started data taking with this new system. In the next section the VX3 system is briefly described and its initial performance is discussed in section 3.

2. The VX3 Detector

- The CCD[6]

Fig.-1 shows a schematic of the VX3 geometry and Fig.-2 shows the CCD layout. 96 of these large area CCDs are used in the detector. The CCD is a n-buried channel device fabricated on a p-type epitaxial layer (~20µcm) and having a p+ substrate (<0.02µcm). The epitaxial layer is about 20µm thick. The pixel size is 20µm×20µm, so that the volume of an active unit is (20µm)³. As a typical minimum ionizing particle (MIP) hit is contained within a few pixels, the intrinsic position resolution (σ) is expected to be at the few micron level. The active area of the CCD is 80mm×16mm without any dead regions. The total number of pixels per CCD is 4,000×800, which are read out through 4 output nodes at the corners of the device. The readout register is based on two-phase clocking ("R-clock"). The image area is based on three-phase clocking ("1-clock"). The R-clock speed is 5MHz while the 1-clock speed is 100KHz. The detector is operated at a temperature of -30°C to reduce thermal noise and the effects of radiation damage. The typical output responsivity is 2.8µV/e. The readout noise (σ) is about 60 electrons while a typical MIP deposit is 1,200 electrons in a CCD. The typical threshold is set about 300 electrons, which gives a detection efficiency for MIP of 98% or better. The radiation hardness of the CCD was studied using a radioactive 60Co source. Although approximately a 10% gain degradation was observed after a dose of 15kRad, no serious degradation was observed at the expected SLD dose level of a few kRad.

- Mechanical Structure

The physical dimension of a CCD is approximately 82.4mm×16.6mm×0.15mm. Two CCDs are assembled onto a polyimide/beryllium sandwich to form a ladder; one CCD is mounted on the inner side of the ladder extending south of the center and one on the outer side of the ladder extending north. The beryllium stiffener is 216mm×16.7mm×0.38mm and the CCDs have approximately one millimeter of overlap, forming an active area of 159mm×16mm. The copper traces on the polyimide film carries signals from the inner end of the CCDs to the end of the ladders. The thickness of each ladder is 0.4% radiation.
length. The ladders are supported at each end by beryllium rings mounted to the inner faces of the detector endplates. The support structure is made from instrument grade beryllium, which is machined and dowelled to achieve a stable environment. 48 ladders are arranged in three coaxial cylindrical layers, located at nominal radii of 28.0, 38.1 and 48.3 mm around the beam pipe. The inner, middle and outer layers contain 12, 16 and 20 ladders, respectively. The polar angle coverage extends to &theta;=0.85 if three hits are required and, &theta;=0.90 if at least two hits are required. The beampipe is made of a beryllium cylinder of 0.63mm thickness and 23.2mm inner radius. There is a 30µm thick titanium liner inside the beampipe to absorb background soft photons. A 0.5mm thick beryllium jacket surrounds the beampipe. Every ladder was optically surveyed before assembly, and each barrel was surveyed following assembly. The CCD system is surrounded by a low mass foam cryostat and cooled by boil-off nitrogen gas down to the operating temperature. The total power dissipation in the cryostat is about 20W. The expected impact parameter (IP) resolution attainable with this structure is, \[ \sigma_p(\mu m) = \frac{1.2}{\sin^2 \theta} \quad \sigma_\mu(\mu m) = \frac{14\Phi}{\sin^2 \theta} \] where \( p \) is the track momentum measured in GeV/c. This is the best IP resolution among the existing colliding beam detectors.

Readout Electronics
As shown in Fig.-3, the analog data from 6 CCDs (24 channels) are fed into an A/D board, which is mounted on the beamline, and then to a FASTBUS Data Acquisition (DA) board through a computer. The A/D board supplies the necessary clock signals and bias voltages to the CCDs. The CCDs are operated in a full frame readout mode with continuous charge accumulation on the output node capacitors, reset after readout of each row. The beams collide every 8.3ms. The readout electronics wait for about 5ms after each beam crossing to see if there is an event trigger. If there is no event trigger, the A/D board sends 250 contiguous 1-clocks followed by 412 R-clocks (image area + dummy pixels) in order to sweep out the background charge (Fast Clear Mode). It takes eight beam crossings to sweep out the entire image area. If an event trigger is issued, the A/D board is switched to Read Out Mode, i.e. each 1-clock is followed by 412 R-clocks. Eighty one rows are read out per beam crossing and it takes 0.2 seconds to read out the entire detector. The CCD signal is first amplified by a two-stage amplifier of total gain 100 and then digitized by an 8 bits flash ADC. The resulting data, which are 8 bits 24 channels x 5MHz, are parallel/serial-converted up to 1 bit 960MHz by a series of XILINX[7] field programmable gate arrays and Hewlett-Packard[8] Gigabit Rate Transmitter -Receive chipsets. Finally, a 1.2GHz FINISAR[9] optical transmitter converts the electronic signal to an optical signal and sends it to the DA board via a fiber-optic cable. On the DA board, the data are converted down to 48 bits 20MHz then all the pixel amplitudes are stored in 24 VRAMs (250KB each). In parallel with this, the same data are fed to 6 cluster processors. The cluster processor looks for "real hits" based on a digital noise filter and an optimized cluster-finding method and then outputs an accept signal in real time [10]. Typically the data size reduction factor by the cluster processor is more than 10 while retaining a good MIP efficiency. The accept information is stored in Accept RAM (SRAM). A CPU (MC68LC040 [11] @33MHz) reads the contents of the Accept RAM then transfers only the data of necessary pixels from the VRAMs to its main memory. Later, the SLD data acquisition system comes to read this main memory and sends the data to magnetic tapes together with the data from other detector components.

3. Initial Performance

The data-taking with VXD3 started in April 1996 and we have taken 25,000 Zs by the time of this conference. In normal beam conditions, the average data rate is 50 to 60KB, corresponding to a few thousand charge clusters, which mostly come from background tracks and X-rays. The average background density is thus a few hits per cm2, which is quite a manageable level, taking the detector granularity into account. Software work is going on to study and improve the detector's tracking performance. So far, a detailed alignment has not been attempted. However, some preliminary and promising initial performance results have been obtained after two month of running. Fig.-4 shows an example of a (presumably) #8 quark event reconstructed by using the central drift chamber and VXD3. (Note that the sizes of the hits in this figure represent the cluster amplitudes. The actual hit sizes are too small to be seen in this scale.) If a magnified view is looked at, two vertices are clearly seen a few millimeters off the initial vertex in both the xy and rz views. It has been proven by VXD2 that the three dimensional vertexing capability can be used very effectively to obtain a pure #8-quark event sample with high efficiency [3]. Fig.-5 shows the residual of the 2nd-layer hit position with respect to the straight track determined by 1st- and 3rd-layer hits. By fitting to the Gaussian distribution, the initial overall position resolutions, &sigma;x=17µm and &sigma;z=14µm, have been obtained. The intrinsic resolutions of &sigma;x=4µm and &sigma;z=5µm have been obtained from the residual distributions of a combination of 3 particular CCDs of different layers as shown in the fig.-6. Currently the overall position resolution is dominated by alignment errors and we expect it to approach the level of the intrinsic position resolution after a detailed track based alignment as was demonstrated in the past with VXD2. Fig.-7 shows the momentum dependence of the link efficiencies for the cases of a) at least 2 layers out of 3 layers, b) all 3 layers, having associated CCD hits to good CDC tracks. They show that the 2 point link efficiency is 98%, and that of 3 points, 93%. The inefficiencies, again, come mostly from the alignment error, and after the fine alignment those numbers are expected to significantly improve. One thing to be noted is that these results were obtained within a month or two after the first data were taken (actually, within a few weeks after the last major hardware debug). This fact shows another strength of VXD3, that is the 3 dimensional structure of a fine pixel device enables an unambiguous tracking and easy, yet reliable analysis.

Finally, we have encountered the following unexpected troubles since the installation of the detector, although none of them is serious.

- Dead Channel: One channel (0.25% of the total area) does not respond. A broken bonding wire is suspected. This is not fixable if that is the case.
- Hit Smearing: For two channels (on same CCD), the charge leaks in neighbor pixels in the read out register. As a result, the pulse height per pixel becomes low and the detection efficiency is sacrificed (~50%). This is because this particular CCD chip requires higher R-clock voltage than others. This will be fixed in the next run period by raising the voltage.
- Electronics Cooling: The contact of the A/D board to the heat sink turned out to be not good enough in the final full assembly and some A/D boards become hot. This will be fixed using better thermal contact method in the next run period.
- Beam Related Noise: Initially the links between some A/D boards and DA boards were occasionally lost due to a spurious command caused by a beam related glitch. This has been cured by putting the electronics system into the inactive state during beam crossing.

4. Summary
After two years of design and construction, the VXD3 detector has started its operation successfully. Intensive work is still going on to optimize the detector alignment and improve the performance. Currently, overall and intrinsic position resolutions of 17\mu m and 5\mu m, respectively, have been achieved in both xy and z direction. A two-hit link efficiency of 98\%, and a three-hit link efficiency of 93\% have already been obtained. Significant improvements from these values are expected after the detailed alignment work which is now under way.

References


E. Etzion representing the SLD collaboration, SLAC-PUB-06-7170, May 1996.

'Response to Questions from the EPAC Concerning the Proposal for an SLD Run Extension and a Vertex Detector Upgrade' VXD3-NOTE-4, Feb 1994.


[7] XILINX, Inc., San Jose, California, USA.

[8] Hewlett-Packard, Palo Alto, California, USA.

[9] FINISAR Corp., MenloPark, California, USA.


Fig. 1. Schematic view of the VXD3 geometry, (a) for xy view and, (b) for rz view.

Fig. 2. The VXD3 CCD. The active area is 80mm*16mm and the pixel size is 20μm*20μm (4000*800 pixels in total.) The epitaxial layer is 20μm thick. The data are read out via 4 output nodes.
Fig. 3. The VXD3 readout electronics.

Fig. 4. Reconstructed track and associated CCD hits, (a) for xy view and, (b) for zx view.
Fig. 5. The distribution of residuals of the 2nd layer hit position from the straight track determined by 1st and 3rd layer hits, (a) in \( r\phi \) direction and, (b) in \( z \) direction. Corresponding position resolution is currently \( 17\mu m(r\phi) \) and \( 14\mu m(z) \), respectively. They are dominated by alignment errors which are expected to be reduced to a few micron level after the final alignment.

Fig. 6. Same histogram as in fig. 5 but the three hits are taken from particular three CCDs, one at each layer. This is insensitive to the overall alignment error and indicates CCD's intrinsic resolutions, which are \( 4.2\mu m(r\phi) \) and \( 5.1\mu m(z) \).
Fig. 7. Momentum dependence of the link efficiency, (a) for the case that at least two layers out of three layers have track associated CCD hits and, (b) for the case that all three layers have hits. The inefficiency is due to alignment error and will improve after the final alignment.